1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319
|
typedef __INT16_TYPE__ s16;
typedef __INT32_TYPE__ s32;
typedef __INT64_TYPE__ s64;
typedef __UINT16_TYPE__ u16;
typedef __UINT32_TYPE__ u32;
typedef __UINT64_TYPE__ u64;
s16 s16s16(s16 a, s16 b) { a >>= b; return a; }
s16 s16s32(s16 a, s32 b) { a >>= b; return a; }
s16 s16s64(s16 a, s64 b) { a >>= b; return a; }
s16 s16u16(s16 a, u16 b) { a >>= b; return a; }
s16 s16u32(s16 a, u32 b) { a >>= b; return a; }
s16 s16u64(s16 a, u64 b) { a >>= b; return a; }
s32 s32s16(s32 a, s16 b) { a >>= b; return a; }
s32 s32s32(s32 a, s32 b) { a >>= b; return a; }
s32 s32s64(s32 a, s64 b) { a >>= b; return a; }
s32 s32u16(s32 a, u16 b) { a >>= b; return a; }
s32 s32u32(s32 a, u32 b) { a >>= b; return a; }
s32 s32u64(s32 a, u64 b) { a >>= b; return a; }
s64 s64s16(s64 a, s16 b);
s64 s64s32(s64 a, s32 b);
s64 s64s64(s64 a, s64 b) { a >>= b; return a; }
s64 s64u16(s64 a, u16 b) { a >>= b; return a; }
s64 s64u32(s64 a, u32 b) { a >>= b; return a; }
s64 s64u64(s64 a, u64 b) { a >>= b; return a; }
u16 u16s16(u16 a, s16 b) { a >>= b; return a; }
u16 u16s32(u16 a, s32 b) { a >>= b; return a; }
u16 u16s64(u16 a, s64 b) { a >>= b; return a; }
u16 u16u16(u16 a, u16 b) { a >>= b; return a; }
u16 u16u32(u16 a, u32 b) { a >>= b; return a; }
u16 u16u64(u16 a, u64 b) { a >>= b; return a; }
u32 u32s16(u32 a, s16 b) { a >>= b; return a; }
u32 u32s32(u32 a, s32 b) { a >>= b; return a; }
u32 u32s64(u32 a, s64 b) { a >>= b; return a; }
u32 u32u16(u32 a, u16 b) { a >>= b; return a; }
u32 u32u32(u32 a, u32 b) { a >>= b; return a; }
u32 u32u64(u32 a, u64 b) { a >>= b; return a; }
u64 u64s16(u64 a, s16 b);
u64 u64s32(u64 a, s32 b);
u64 u64s64(u64 a, s64 b) { a >>= b; return a; }
u64 u64u16(u64 a, u16 b) { a >>= b; return a; }
u64 u64u32(u64 a, u32 b) { a >>= b; return a; }
u64 u64u64(u64 a, u64 b) { a >>= b; return a; }
/*
* check-name: shift-assign1
* check-command: test-linearize -Wno-decl $file
*
* check-output-start
s16s16:
.L0:
<entry-point>
sext.32 %r2 <- (16) %arg2
sext.32 %r4 <- (16) %arg1
asr.32 %r5 <- %r4, %r2
trunc.16 %r6 <- (32) %r5
ret.16 %r6
s16s32:
.L2:
<entry-point>
sext.32 %r11 <- (16) %arg1
asr.32 %r12 <- %r11, %arg2
trunc.16 %r13 <- (32) %r12
ret.16 %r13
s16s64:
.L4:
<entry-point>
trunc.32 %r17 <- (64) %arg2
sext.32 %r19 <- (16) %arg1
asr.32 %r20 <- %r19, %r17
trunc.16 %r21 <- (32) %r20
ret.16 %r21
s16u16:
.L6:
<entry-point>
zext.32 %r25 <- (16) %arg2
sext.32 %r27 <- (16) %arg1
asr.32 %r28 <- %r27, %r25
trunc.16 %r29 <- (32) %r28
ret.16 %r29
s16u32:
.L8:
<entry-point>
sext.32 %r34 <- (16) %arg1
asr.32 %r35 <- %r34, %arg2
trunc.16 %r36 <- (32) %r35
ret.16 %r36
s16u64:
.L10:
<entry-point>
trunc.32 %r40 <- (64) %arg2
sext.32 %r42 <- (16) %arg1
asr.32 %r43 <- %r42, %r40
trunc.16 %r44 <- (32) %r43
ret.16 %r44
s32s16:
.L12:
<entry-point>
sext.32 %r48 <- (16) %arg2
asr.32 %r50 <- %arg1, %r48
ret.32 %r50
s32s32:
.L14:
<entry-point>
asr.32 %r55 <- %arg1, %arg2
ret.32 %r55
s32s64:
.L16:
<entry-point>
trunc.32 %r59 <- (64) %arg2
asr.32 %r61 <- %arg1, %r59
ret.32 %r61
s32u16:
.L18:
<entry-point>
zext.32 %r65 <- (16) %arg2
asr.32 %r67 <- %arg1, %r65
ret.32 %r67
s32u32:
.L20:
<entry-point>
asr.32 %r72 <- %arg1, %arg2
ret.32 %r72
s32u64:
.L22:
<entry-point>
trunc.32 %r76 <- (64) %arg2
asr.32 %r78 <- %arg1, %r76
ret.32 %r78
s64s64:
.L24:
<entry-point>
asr.64 %r83 <- %arg1, %arg2
ret.64 %r83
s64u16:
.L26:
<entry-point>
zext.64 %r88 <- (16) %arg2
asr.64 %r90 <- %arg1, %r88
ret.64 %r90
s64u32:
.L28:
<entry-point>
zext.64 %r94 <- (32) %arg2
asr.64 %r96 <- %arg1, %r94
ret.64 %r96
s64u64:
.L30:
<entry-point>
asr.64 %r101 <- %arg1, %arg2
ret.64 %r101
u16s16:
.L32:
<entry-point>
sext.32 %r105 <- (16) %arg2
zext.32 %r107 <- (16) %arg1
asr.32 %r108 <- %r107, %r105
trunc.16 %r109 <- (32) %r108
ret.16 %r109
u16s32:
.L34:
<entry-point>
zext.32 %r114 <- (16) %arg1
asr.32 %r115 <- %r114, %arg2
trunc.16 %r116 <- (32) %r115
ret.16 %r116
u16s64:
.L36:
<entry-point>
trunc.32 %r120 <- (64) %arg2
zext.32 %r122 <- (16) %arg1
asr.32 %r123 <- %r122, %r120
trunc.16 %r124 <- (32) %r123
ret.16 %r124
u16u16:
.L38:
<entry-point>
zext.32 %r128 <- (16) %arg2
zext.32 %r130 <- (16) %arg1
asr.32 %r131 <- %r130, %r128
trunc.16 %r132 <- (32) %r131
ret.16 %r132
u16u32:
.L40:
<entry-point>
zext.32 %r137 <- (16) %arg1
asr.32 %r138 <- %r137, %arg2
trunc.16 %r139 <- (32) %r138
ret.16 %r139
u16u64:
.L42:
<entry-point>
trunc.32 %r143 <- (64) %arg2
zext.32 %r145 <- (16) %arg1
asr.32 %r146 <- %r145, %r143
trunc.16 %r147 <- (32) %r146
ret.16 %r147
u32s16:
.L44:
<entry-point>
sext.32 %r151 <- (16) %arg2
lsr.32 %r153 <- %arg1, %r151
ret.32 %r153
u32s32:
.L46:
<entry-point>
lsr.32 %r158 <- %arg1, %arg2
ret.32 %r158
u32s64:
.L48:
<entry-point>
trunc.32 %r162 <- (64) %arg2
lsr.32 %r164 <- %arg1, %r162
ret.32 %r164
u32u16:
.L50:
<entry-point>
zext.32 %r168 <- (16) %arg2
lsr.32 %r170 <- %arg1, %r168
ret.32 %r170
u32u32:
.L52:
<entry-point>
lsr.32 %r175 <- %arg1, %arg2
ret.32 %r175
u32u64:
.L54:
<entry-point>
trunc.32 %r179 <- (64) %arg2
lsr.32 %r181 <- %arg1, %r179
ret.32 %r181
u64s64:
.L56:
<entry-point>
lsr.64 %r186 <- %arg1, %arg2
ret.64 %r186
u64u16:
.L58:
<entry-point>
zext.64 %r191 <- (16) %arg2
lsr.64 %r193 <- %arg1, %r191
ret.64 %r193
u64u32:
.L60:
<entry-point>
zext.64 %r197 <- (32) %arg2
lsr.64 %r199 <- %arg1, %r197
ret.64 %r199
u64u64:
.L62:
<entry-point>
lsr.64 %r204 <- %arg1, %arg2
ret.64 %r204
* check-output-end
*/
|