1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304
|
//===- SPIRVIsValidEnum.h - SPIR-V isValid enums ----------------*- C++ -*-===//
//
// The LLVM/SPIRV Translator
//
// This file is distributed under the University of Illinois Open Source
// License. See LICENSE.TXT for details.
//
// Copyright (c) 2014 Advanced Micro Devices, Inc. All rights reserved.
//
// Permission is hereby granted, free of charge, to any person obtaining a
// copy of this software and associated documentation files (the "Software"),
// to deal with the Software without restriction, including without limitation
// the rights to use, copy, modify, merge, publish, distribute, sublicense,
// and/or sell copies of the Software, and to permit persons to whom the
// Software is furnished to do so, subject to the following conditions:
//
// Redistributions of source code must retain the above copyright notice,
// this list of conditions and the following disclaimers.
// Redistributions in binary form must reproduce the above copyright notice,
// this list of conditions and the following disclaimers in the documentation
// and/or other materials provided with the distribution.
// Neither the names of Advanced Micro Devices, Inc., nor the names of its
// contributors may be used to endorse or promote products derived from this
// Software without specific prior written permission.
// THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
// IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
// FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
// CONTRIBUTORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
// LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
// OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS WITH
// THE SOFTWARE.
//
//===----------------------------------------------------------------------===//
/// \file
///
/// This file defines SPIR-V isValid enums.
///
//===----------------------------------------------------------------------===//
// WARNING:
//
// This file has been generated using `tools/spirv-tool/gen_spirv.bash` and
// should not be modified manually. If the file needs to be updated, edit the
// script and any other source file instead, before re-generating this file.
//===----------------------------------------------------------------------===//
#ifndef SPIRV_LIBSPIRV_SPIRVISVALIDENUM_H
#define SPIRV_LIBSPIRV_SPIRVISVALIDENUM_H
#include "SPIRVEnum.h"
#include "spirv/unified1/spirv.hpp"
#include "spirv_internal.hpp"
using namespace spv;
namespace SPIRV {
inline bool isValid(spv::ExecutionModel V) {
switch (static_cast<uint32_t>(V)) {
case ExecutionModelVertex:
case ExecutionModelTessellationControl:
case ExecutionModelTessellationEvaluation:
case ExecutionModelGeometry:
case ExecutionModelFragment:
case ExecutionModelGLCompute:
case ExecutionModelKernel:
case ExecutionModelTaskNV:
case ExecutionModelMeshNV:
case ExecutionModelRayGenerationKHR:
case ExecutionModelIntersectionKHR:
case ExecutionModelAnyHitKHR:
case ExecutionModelClosestHitKHR:
case ExecutionModelMissKHR:
case ExecutionModelCallableKHR:
case ExecutionModeRegisterMapInterfaceINTEL:
case ExecutionModeStreamingInterfaceINTEL:
case ExecutionModeMaximumRegistersINTEL:
case ExecutionModeMaximumRegistersIdINTEL:
case ExecutionModeNamedMaximumRegistersINTEL:
return true;
default:
return false;
}
}
inline bool isValid(spv::AddressingModel V) {
switch (V) {
case AddressingModelLogical:
case AddressingModelPhysical32:
case AddressingModelPhysical64:
case AddressingModelPhysicalStorageBuffer64:
return true;
default:
return false;
}
}
inline bool isValid(spv::MemoryModel V) {
switch (V) {
case MemoryModelSimple:
case MemoryModelGLSL450:
case MemoryModelOpenCL:
case MemoryModelVulkan:
return true;
default:
return false;
}
}
inline bool isValid(spv::StorageClass V) {
switch (V) {
case StorageClassUniformConstant:
case StorageClassInput:
case StorageClassUniform:
case StorageClassOutput:
case StorageClassWorkgroup:
case StorageClassCrossWorkgroup:
case StorageClassPrivate:
case StorageClassFunction:
case StorageClassGeneric:
case StorageClassPushConstant:
case StorageClassAtomicCounter:
case StorageClassImage:
case StorageClassStorageBuffer:
case StorageClassCallableDataKHR:
case StorageClassIncomingCallableDataKHR:
case StorageClassRayPayloadKHR:
case StorageClassHitAttributeKHR:
case StorageClassIncomingRayPayloadKHR:
case StorageClassShaderRecordBufferKHR:
case StorageClassPhysicalStorageBuffer:
case StorageClassCodeSectionINTEL:
case StorageClassDeviceOnlyINTEL:
case StorageClassHostOnlyINTEL:
return true;
default:
return false;
}
}
inline bool isValid(spv::LinkageType V) {
int LT = V;
switch (LT) {
case LinkageTypeExport:
case LinkageTypeImport:
case LinkageTypeLinkOnceODR:
case internal::LinkageTypeInternal:
return true;
default:
return false;
}
}
inline bool isValid(spv::AccessQualifier V) {
switch (V) {
case AccessQualifierReadOnly:
case AccessQualifierWriteOnly:
case AccessQualifierReadWrite:
return true;
default:
return false;
}
}
inline bool isValid(spv::FunctionParameterAttribute V) {
switch (V) {
case FunctionParameterAttributeZext:
case FunctionParameterAttributeSext:
case FunctionParameterAttributeByVal:
case FunctionParameterAttributeSret:
case FunctionParameterAttributeNoAlias:
case FunctionParameterAttributeNoCapture:
case FunctionParameterAttributeNoWrite:
case FunctionParameterAttributeNoReadWrite:
case FunctionParameterAttributeRuntimeAlignedINTEL:
return true;
default:
return false;
}
}
inline bool isValid(spv::BuiltIn V) {
switch (static_cast<uint32_t>(V)) {
case BuiltInPosition:
case BuiltInPointSize:
case BuiltInClipDistance:
case BuiltInCullDistance:
case BuiltInVertexId:
case BuiltInInstanceId:
case BuiltInPrimitiveId:
case BuiltInInvocationId:
case BuiltInLayer:
case BuiltInViewportIndex:
case BuiltInTessLevelOuter:
case BuiltInTessLevelInner:
case BuiltInTessCoord:
case BuiltInPatchVertices:
case BuiltInFragCoord:
case BuiltInPointCoord:
case BuiltInFrontFacing:
case BuiltInSampleId:
case BuiltInSamplePosition:
case BuiltInSampleMask:
case BuiltInFragDepth:
case BuiltInHelperInvocation:
case BuiltInNumWorkgroups:
case BuiltInWorkgroupSize:
case BuiltInWorkgroupId:
case BuiltInLocalInvocationId:
case BuiltInGlobalInvocationId:
case BuiltInLocalInvocationIndex:
case BuiltInWorkDim:
case BuiltInGlobalSize:
case BuiltInEnqueuedWorkgroupSize:
case BuiltInGlobalOffset:
case BuiltInGlobalLinearId:
case BuiltInSubgroupSize:
case BuiltInSubgroupMaxSize:
case BuiltInNumSubgroups:
case BuiltInNumEnqueuedSubgroups:
case BuiltInSubgroupId:
case BuiltInSubgroupLocalInvocationId:
case BuiltInVertexIndex:
case BuiltInInstanceIndex:
case BuiltInSubgroupEqMask:
case BuiltInSubgroupGeMask:
case BuiltInSubgroupGtMask:
case BuiltInSubgroupLeMask:
case BuiltInSubgroupLtMask:
case BuiltInBaseVertex:
case BuiltInBaseInstance:
case BuiltInDrawIndex:
case BuiltInPrimitiveShadingRateKHR:
case BuiltInDeviceIndex:
case BuiltInViewIndex:
case BuiltInShadingRateKHR:
case BuiltInBaryCoordNoPerspAMD:
case BuiltInBaryCoordNoPerspCentroidAMD:
case BuiltInBaryCoordNoPerspSampleAMD:
case BuiltInBaryCoordSmoothAMD:
case BuiltInBaryCoordSmoothCentroidAMD:
case BuiltInBaryCoordSmoothSampleAMD:
case BuiltInBaryCoordPullModelAMD:
case BuiltInFragStencilRefEXT:
case BuiltInViewportMaskNV:
case BuiltInSecondaryPositionNV:
case BuiltInSecondaryViewportMaskNV:
case BuiltInPositionPerViewNV:
case BuiltInViewportMaskPerViewNV:
case BuiltInFullyCoveredEXT:
case BuiltInTaskCountNV:
case BuiltInPrimitiveCountNV:
case BuiltInPrimitiveIndicesNV:
case BuiltInClipDistancePerViewNV:
case BuiltInCullDistancePerViewNV:
case BuiltInLayerPerViewNV:
case BuiltInMeshViewCountNV:
case BuiltInMeshViewIndicesNV:
case BuiltInBaryCoordKHR:
case BuiltInBaryCoordNoPerspKHR:
case BuiltInFragSizeEXT:
case BuiltInFragInvocationCountEXT:
case BuiltInLaunchIdKHR:
case BuiltInLaunchSizeKHR:
case BuiltInWorldRayOriginKHR:
case BuiltInWorldRayDirectionKHR:
case BuiltInObjectRayOriginKHR:
case BuiltInObjectRayDirectionKHR:
case BuiltInRayTminKHR:
case BuiltInRayTmaxKHR:
case BuiltInInstanceCustomIndexKHR:
case BuiltInObjectToWorldKHR:
case BuiltInWorldToObjectKHR:
case BuiltInHitTNV:
case BuiltInHitKindKHR:
case BuiltInCurrentRayTimeNV:
case BuiltInIncomingRayFlagsKHR:
case BuiltInRayGeometryIndexKHR:
case BuiltInWarpsPerSMNV:
case BuiltInSMCountNV:
case BuiltInWarpIDNV:
case BuiltInSMIDNV:
case BuiltInCullMaskKHR:
case internal::BuiltInSubDeviceIDINTEL:
case internal::BuiltInGlobalHWThreadIDINTEL:
return true;
default:
return false;
}
}
inline bool isValidFunctionControlMask(SPIRVWord Mask) {
SPIRVWord ValidMask = 0u;
ValidMask |= FunctionControlInlineMask;
ValidMask |= FunctionControlDontInlineMask;
ValidMask |= FunctionControlPureMask;
ValidMask |= FunctionControlConstMask;
ValidMask |= FunctionControlOptNoneEXTMask;
return (Mask & ~ValidMask) == 0;
}
} /* namespace SPIRV */
#endif // SPIRV_LIBSPIRV_SPIRVISVALIDENUM_H
|