File: bvec1.cpp

package info (click to toggle)
stlport4.6 4.6.2-7
  • links: PTS, VCS
  • area: main
  • in suites: squeeze, wheezy
  • size: 7,056 kB
  • ctags: 16,390
  • sloc: ansic: 46,190; cpp: 18,805; sh: 266; asm: 93; perl: 58; makefile: 10
file content (51 lines) | stat: -rw-r--r-- 984 bytes parent folder | download | duplicates (4)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
// STLport regression testsuite component.
// To compile as a separate example, please #define MAIN.

#include <iostream>
#include <vector>

#ifdef MAIN 
#define bvec1_test main
#endif

#if !defined (STLPORT) || defined(__STL_USE_NAMESPACES)
using namespace std;
#endif

int bvec1_test(int, char**)
{
  bool ii[3]= {1,0,1};
  cout<<"Results of bvec1_test:"<<endl;
  bit_vector b(3);
  int i;
  for(i = 0; i < b.size(); i++)
    cout << b[i];
  cout << endl;
  b[0] = b[2] = 1;
  for(i = 0; i < b.size(); i++)
    cout << b[i];
  cout << endl;
  b.insert(b.begin(),(bool*)ii, ii+2);
  for(i = 0; i < b.size(); i++)
    cout << b[i];
  cout << endl;
  bit_vector bb = b;
  if (bb != b)
    exit(1);

  b[0] |= 0;
  b[1] |= 0;
  b[2] |= 1;
  b[3] |= 1;
  if ((b[0] != 1) || (b[1] != 0) || (b[2] != 1) || (b[3] != 1))
    exit(1);
  
  bb[0] &= 0;
  bb[1] &= 0;
  bb[2] &= 1;
  bb[3] &= 1;
  if ((bb[0] != 0) || (bb[1] != 0) || (bb[2] != 1) || (bb[3] != 0))
    exit(1);
  
  return 0;
}