File: combine-ptradd-reassociation.mir

package info (click to toggle)
swiftlang 6.0.3-2
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 2,519,992 kB
  • sloc: cpp: 9,107,863; ansic: 2,040,022; asm: 1,135,751; python: 296,500; objc: 82,456; f90: 60,502; lisp: 34,951; pascal: 19,946; sh: 18,133; perl: 7,482; ml: 4,937; javascript: 4,117; makefile: 3,840; awk: 3,535; xml: 914; fortran: 619; cs: 573; ruby: 573
file content (306 lines) | stat: -rw-r--r-- 10,720 bytes parent folder | download | duplicates (8)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -run-pass=aarch64-prelegalizer-combiner -verify-machineinstrs -mtriple aarch64-unknown-unknown %s -o - | FileCheck %s
---
name:            test1_noreassoc_legal_already_new_is_illegal
alignment:       4
tracksRegLiveness: true
liveins:
  - { reg: '$x0' }
body:             |
  bb.1:
    liveins: $x0

    ; CHECK-LABEL: name: test1_noreassoc_legal_already_new_is_illegal
    ; CHECK: liveins: $x0
    ; CHECK: [[COPY:%[0-9]+]]:_(p0) = COPY $x0
    ; CHECK: [[C:%[0-9]+]]:_(s64) = G_CONSTANT i64 1600
    ; CHECK: [[C1:%[0-9]+]]:_(s64) = G_CONSTANT i64 6
    ; CHECK: [[C2:%[0-9]+]]:_(s32) = G_CONSTANT i32 0
    ; CHECK: [[PTR_ADD:%[0-9]+]]:_(p0) = G_PTR_ADD [[COPY]], [[C]](s64)
    ; CHECK: [[PTR_ADD1:%[0-9]+]]:_(p0) = G_PTR_ADD [[PTR_ADD]], [[C1]](s64)
    ; CHECK: [[LOAD:%[0-9]+]]:_(s32) = G_LOAD [[PTR_ADD1]](p0) :: (load (s32))
    ; CHECK: G_STORE [[C2]](s32), [[PTR_ADD]](p0) :: (store (s32))
    ; CHECK: $w0 = COPY [[LOAD]](s32)
    ; CHECK: RET_ReallyLR implicit $w0
    %0:_(p0) = COPY $x0
    %2:_(s64) = G_CONSTANT i64 1600
    %4:_(s64) = G_CONSTANT i64 6
    %9:_(s32) = G_CONSTANT i32 0
    %10:_(p0) = G_PTR_ADD %0, %2(s64)
    %11:_(p0) = G_PTR_ADD %10, %4(s64)
    %7:_(s32) = G_LOAD %11(p0) :: (load 4)
    G_STORE %9(s32), %10(p0) :: (store 4) ; other use of %10
    $w0 = COPY %7(s32)
    RET_ReallyLR implicit $w0

...
---
name:            test2_reassoc_already_legal_new_also_legal
alignment:       4
liveins:
  - { reg: '$x0' }
body:             |
  bb.1:
    liveins: $x0

    ; CHECK-LABEL: name: test2_reassoc_already_legal_new_also_legal
    ; CHECK: [[COPY:%[0-9]+]]:_(p0) = COPY $x0
    ; CHECK: [[C:%[0-9]+]]:_(s64) = G_CONSTANT i64 10
    ; CHECK: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 0
    ; CHECK: [[PTR_ADD:%[0-9]+]]:_(p0) = G_PTR_ADD [[COPY]], [[C]](s64)
    ; CHECK: [[C2:%[0-9]+]]:_(s64) = G_CONSTANT i64 16
    ; CHECK: [[PTR_ADD1:%[0-9]+]]:_(p0) = G_PTR_ADD [[COPY]], [[C2]](s64)
    ; CHECK: [[LOAD:%[0-9]+]]:_(s32) = G_LOAD [[PTR_ADD1]](p0) :: (load (s32))
    ; CHECK: G_STORE [[C1]](s32), [[PTR_ADD]](p0) :: (store (s32))
    ; CHECK: $w0 = COPY [[LOAD]](s32)
    ; CHECK: RET_ReallyLR implicit $w0
    %0:_(p0) = COPY $x0
    %2:_(s64) = G_CONSTANT i64 10
    %4:_(s64) = G_CONSTANT i64 6
    %9:_(s32) = G_CONSTANT i32 0
    %10:_(p0) = G_PTR_ADD %0, %2(s64)
    %11:_(p0) = G_PTR_ADD %10, %4(s64)
    %7:_(s32) = G_LOAD %11(p0) :: (load 4)
    G_STORE %9(s32), %10(p0) :: (store 4) ; other use of %10
    $w0 = COPY %7(s32)
    RET_ReallyLR implicit $w0

...
---
name:            test3_noreassoc_only_oneuse
alignment:       4
liveins:
  - { reg: '$x0' }
body:             |
  bb.1:
    liveins: $x0

    ; CHECK-LABEL: name: test3_noreassoc_only_oneuse
    ; CHECK: [[COPY:%[0-9]+]]:_(p0) = COPY $x0
    ; CHECK: [[C:%[0-9]+]]:_(s64) = G_CONSTANT i64 4783
    ; CHECK: [[PTR_ADD:%[0-9]+]]:_(p0) = G_PTR_ADD [[COPY]], [[C]](s64)
    ; CHECK: [[LOAD:%[0-9]+]]:_(s32) = G_LOAD [[PTR_ADD]](p0) :: (load (s32))
    ; CHECK: $w0 = COPY [[LOAD]](s32)
    ; CHECK: RET_ReallyLR implicit $w0
    %0:_(p0) = COPY $x0
    %10:_(s64) = G_CONSTANT i64 4783
    %9:_(p0) = G_PTR_ADD %0, %10(s64)
    %7:_(s32) = G_LOAD %9(p0) :: (load 4)
    $w0 = COPY %7(s32)
    RET_ReallyLR implicit $w0

...
---
name:            test4_reassoc_existing_is_already_illegal
alignment:       4
liveins:
  - { reg: '$x0' }
body:             |
  bb.1:
    liveins: $x0

    ; CHECK-LABEL: name: test4_reassoc_existing_is_already_illegal
    ; CHECK: [[COPY:%[0-9]+]]:_(p0) = COPY $x0
    ; CHECK: [[C:%[0-9]+]]:_(s64) = G_CONSTANT i64 17
    ; CHECK: [[C1:%[0-9]+]]:_(s32) = G_CONSTANT i32 0
    ; CHECK: [[PTR_ADD:%[0-9]+]]:_(p0) = G_PTR_ADD [[COPY]], [[C]](s64)
    ; CHECK: [[C2:%[0-9]+]]:_(s64) = G_CONSTANT i64 4096
    ; CHECK: [[PTR_ADD1:%[0-9]+]]:_(p0) = G_PTR_ADD [[COPY]], [[C2]](s64)
    ; CHECK: [[LOAD:%[0-9]+]]:_(s32) = G_LOAD [[PTR_ADD1]](p0) :: (load (s32))
    ; CHECK: G_STORE [[C1]](s32), [[PTR_ADD]](p0) :: (store (s32))
    ; CHECK: $w0 = COPY [[LOAD]](s32)
    ; CHECK: RET_ReallyLR implicit $w0
    %0:_(p0) = COPY $x0
    %2:_(s64) = G_CONSTANT i64 17
    %4:_(s64) = G_CONSTANT i64 4079
    %9:_(s32) = G_CONSTANT i32 0
    %10:_(p0) = G_PTR_ADD %0, %2(s64)
    %11:_(p0) = G_PTR_ADD %10, %4(s64)
    %7:_(s32) = G_LOAD %11(p0) :: (load 4)
    G_STORE %9(s32), %10(p0) :: (store 4) ; other use of %10
    $w0 = COPY %7(s32)
    RET_ReallyLR implicit $w0

...
---
name:            test5_add_on_rhs
alignment:       4
liveins:
  - { reg: '$x0' }
  - { reg: '$x1' }
body:             |
  bb.1:
    liveins: $x0, $x1

    ; CHECK-LABEL: name: test5_add_on_rhs
    ; CHECK: [[COPY:%[0-9]+]]:_(p0) = COPY $x0
    ; CHECK: [[COPY1:%[0-9]+]]:_(s64) = COPY $x1
    ; CHECK: [[C:%[0-9]+]]:_(s64) = G_CONSTANT i64 1
    ; CHECK: [[PTR_ADD:%[0-9]+]]:_(p0) = G_PTR_ADD [[COPY]], [[COPY1]](s64)
    ; CHECK: [[PTR_ADD1:%[0-9]+]]:_(p0) = G_PTR_ADD [[PTR_ADD]], [[C]](s64)
    ; CHECK: [[LOAD:%[0-9]+]]:_(s32) = G_LOAD [[PTR_ADD1]](p0) :: (load (s8))
    ; CHECK: $w0 = COPY [[LOAD]](s32)
    ; CHECK: RET_ReallyLR implicit $w0
    %0:_(p0) = COPY $x0
    %1:_(s64) = COPY $x1
    %2:_(s64) = G_CONSTANT i64 1
    %3:_(s64) = G_ADD %1, %2
    %4:_(p0) = G_PTR_ADD %0, %3(s64)
    %7:_(s32) = G_LOAD %4(p0) :: (load 1)
    $w0 = COPY %7(s32)
    RET_ReallyLR implicit $w0

...
---
name:            walk_through_inttoptr
alignment:       4
tracksRegLiveness: true
body:             |
  bb.1:
    liveins: $x0
    ; CHECK-LABEL: name: walk_through_inttoptr
    ; CHECK: liveins: $x0
    ; CHECK: [[COPY:%[0-9]+]]:_(p0) = COPY $x0
    ; CHECK: [[C:%[0-9]+]]:_(s64) = G_CONSTANT i64 1600
    ; CHECK: [[C1:%[0-9]+]]:_(s64) = G_CONSTANT i64 6
    ; CHECK: [[C2:%[0-9]+]]:_(s32) = G_CONSTANT i32 0
    ; CHECK: [[PTR_ADD:%[0-9]+]]:_(p0) = G_PTR_ADD [[COPY]], [[C]](s64)
    ; CHECK: %ptr_to_int:_(s64) = G_PTRTOINT [[PTR_ADD]](p0)
    ; CHECK: [[PTR_ADD1:%[0-9]+]]:_(p0) = G_PTR_ADD [[PTR_ADD]], [[C1]](s64)
    ; CHECK: [[LOAD:%[0-9]+]]:_(s32) = G_LOAD [[PTR_ADD1]](p0) :: (load (s32))
    ; CHECK: G_STORE [[C2]](s32), [[PTR_ADD]](p0) :: (store (s32))
    ; CHECK: G_STORE %ptr_to_int(s64), [[PTR_ADD]](p0) :: (store (s64))
    ; CHECK: $w0 = COPY [[LOAD]](s32)
    ; CHECK: RET_ReallyLR implicit $w0
    %0:_(p0) = COPY $x0
    %2:_(s64) = G_CONSTANT i64 1600
    %4:_(s64) = G_CONSTANT i64 6
    %9:_(s32) = G_CONSTANT i32 0
    %10:_(p0) = G_PTR_ADD %0, %2(s64)
    %ptr_to_int:_(s64) = G_PTRTOINT %10
    %11:_(p0) = G_PTR_ADD %10, %4(s64)
    %7:_(s32) = G_LOAD %11(p0) :: (load 4)
    G_STORE %9(s32), %10(p0) :: (store 4) ; other use of %10
    G_STORE %ptr_to_int(s64), %10(p0) :: (store 8)
    $w0 = COPY %7(s32)
    RET_ReallyLR implicit $w0
...
---
name:            reassoc_cst_inner_lhs
alignment:       4
tracksRegLiveness: true
liveins:
  - { reg: '$w0' }
  - { reg: '$x1' }
  - { reg: '$x2' }
  - { reg: '$x3' }
body:             |
  bb.1:
    liveins: $w0, $x1, $x2, $x3

    ; CHECK-LABEL: name: reassoc_cst_inner_lhs
    ; CHECK: liveins: $w0, $x1, $x2, $x3
    ; CHECK: [[COPY:%[0-9]+]]:_(p0) = COPY $x2
    ; CHECK: [[COPY1:%[0-9]+]]:_(s64) = COPY $x3
    ; CHECK: [[C:%[0-9]+]]:_(s64) = G_CONSTANT i64 40
    ; CHECK: [[C1:%[0-9]+]]:_(s64) = G_CONSTANT i64 2
    ; CHECK: [[SHL:%[0-9]+]]:_(s64) = G_SHL [[COPY1]], [[C1]](s64)
    ; CHECK: [[PTR_ADD:%[0-9]+]]:_(p0) = G_PTR_ADD [[COPY]], [[SHL]](s64)
    ; CHECK: [[PTR_ADD1:%[0-9]+]]:_(p0) = G_PTR_ADD [[PTR_ADD]], [[C]](s64)
    ; CHECK: [[LOAD:%[0-9]+]]:_(s32) = G_LOAD [[PTR_ADD1]](p0) :: (load (s32))
    ; CHECK: $w0 = COPY [[LOAD]](s32)
    ; CHECK: RET_ReallyLR
    %1:_(p0) = COPY $x1
    %2:_(p0) = COPY $x2
    %3:_(s64) = COPY $x3
    %8:_(s64) = G_CONSTANT i64 40
    %9:_(p0) = G_PTR_ADD %2, %8(s64)
    %10:_(s64) = G_CONSTANT i64 2
    %11:_(s64) = G_SHL %3, %10
    %12:_(p0) = G_PTR_ADD %9, %11(s64)
    %14:_(s32) = G_LOAD %12(p0) :: (load (s32))
    $w0 = COPY %14
    RET_ReallyLR

...
---
name:            reassoc_cst_inner_lhs_multiuse
alignment:       4
tracksRegLiveness: true
liveins:
  - { reg: '$w0' }
  - { reg: '$x1' }
  - { reg: '$x2' }
  - { reg: '$x3' }
body:             |
  bb.1:
    liveins: $w0, $x1, $x2, $x3

    ; CHECK-LABEL: name: reassoc_cst_inner_lhs_multiuse
    ; CHECK: liveins: $w0, $x1, $x2, $x3
    ; CHECK: [[COPY:%[0-9]+]]:_(p0) = COPY $x2
    ; CHECK: [[COPY1:%[0-9]+]]:_(s64) = COPY $x3
    ; CHECK: [[C:%[0-9]+]]:_(s64) = G_CONSTANT i64 40
    ; CHECK: [[PTR_ADD:%[0-9]+]]:_(p0) = G_PTR_ADD [[COPY]], [[C]](s64)
    ; CHECK: [[C1:%[0-9]+]]:_(s64) = G_CONSTANT i64 2
    ; CHECK: [[SHL:%[0-9]+]]:_(s64) = G_SHL [[COPY1]], [[C1]](s64)
    ; CHECK: [[PTR_ADD1:%[0-9]+]]:_(p0) = G_PTR_ADD [[PTR_ADD]], [[SHL]](s64)
    ; CHECK: [[LOAD:%[0-9]+]]:_(s32) = G_LOAD [[PTR_ADD1]](p0) :: (load (s32))
    ; CHECK: $w0 = COPY [[LOAD]](s32)
    ; CHECK: $x0 = COPY [[PTR_ADD]](p0)
    ; CHECK: RET_ReallyLR
    %1:_(p0) = COPY $x1
    %2:_(p0) = COPY $x2
    %3:_(s64) = COPY $x3
    %8:_(s64) = G_CONSTANT i64 40
    %9:_(p0) = G_PTR_ADD %2, %8(s64)
    %10:_(s64) = G_CONSTANT i64 2
    %11:_(s64) = G_SHL %3, %10
    %12:_(p0) = G_PTR_ADD %9, %11(s64)
    %14:_(s32) = G_LOAD %12(p0) :: (load (s32))
    $w0 = COPY %14
    $x0 = COPY %9
    RET_ReallyLR

...
---
name:            reassoc_cst_inner_lhs_const_lhs
alignment:       4
tracksRegLiveness: true
liveins:
  - { reg: '$w0' }
  - { reg: '$x1' }
  - { reg: '$x2' }
  - { reg: '$x3' }
body:             |
  bb.1:
    liveins: $w0, $x1, $x2, $x3

    ; CHECK-LABEL: name: reassoc_cst_inner_lhs_const_lhs
    ; CHECK: liveins: $w0, $x1, $x2, $x3
    ; CHECK-NEXT: {{  $}}
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:_(s64) = COPY $x2
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:_(s64) = COPY $x3
    ; CHECK-NEXT: [[C:%[0-9]+]]:_(s64) = G_CONSTANT i64 40
    ; CHECK-NEXT: [[INTTOPTR:%[0-9]+]]:_(p0) = G_INTTOPTR [[C]](s64)
    ; CHECK-NEXT: [[PTR_ADD:%[0-9]+]]:_(p0) = G_PTR_ADD [[INTTOPTR]], [[COPY]](s64)
    ; CHECK-NEXT: [[C1:%[0-9]+]]:_(s64) = G_CONSTANT i64 2
    ; CHECK-NEXT: [[SHL:%[0-9]+]]:_(s64) = G_SHL [[COPY1]], [[C1]](s64)
    ; CHECK-NEXT: [[PTR_ADD1:%[0-9]+]]:_(p0) = G_PTR_ADD [[PTR_ADD]], [[SHL]](s64)
    ; CHECK-NEXT: [[LOAD:%[0-9]+]]:_(s32) = G_LOAD [[PTR_ADD1]](p0) :: (load (s32))
    ; CHECK-NEXT: $w0 = COPY [[LOAD]](s32)
    ; CHECK-NEXT: RET_ReallyLR
    %1:_(p0) = COPY $x1
    %2:_(s64) = COPY $x2
    %3:_(s64) = COPY $x3
    %8:_(s64) = G_CONSTANT i64 40
    %9:_(p0) = G_INTTOPTR %8(s64)
    %10:_(p0) = G_PTR_ADD %9, %2(s64)
    %11:_(s64) = G_CONSTANT i64 2
    %12:_(s64) = G_SHL %3, %11
    %13:_(p0) = G_PTR_ADD %10, %12(s64)
    %15:_(s32) = G_LOAD %13(p0) :: (load (s32))
    $w0 = COPY %15
    RET_ReallyLR

...