File: arm64-regress-opt-cmp.mir

package info (click to toggle)
swiftlang 6.0.3-2
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 2,519,992 kB
  • sloc: cpp: 9,107,863; ansic: 2,040,022; asm: 1,135,751; python: 296,500; objc: 82,456; f90: 60,502; lisp: 34,951; pascal: 19,946; sh: 18,133; perl: 7,482; ml: 4,937; javascript: 4,117; makefile: 3,840; awk: 3,535; xml: 914; fortran: 619; cs: 573; ruby: 573
file content (41 lines) | stat: -rw-r--r-- 982 bytes parent folder | download | duplicates (28) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
 
# RUN: llc -mtriple=aarch64-linux-gnu -run-pass peephole-opt -o - %s | FileCheck %s
# CHECK: %1:gpr32common = ANDWri {{.*}}
# CHECK-NEXT: $wzr = SUBSWri {{.*}}
--- |
  define i32 @test01() nounwind {
  entry:
    %0 = select i1 true, i32 1, i32 0
    %1 = and i32 %0, 65535
    %2 = icmp ugt i32 %1, 0
    br i1 %2, label %if.then, label %if.end

  if.then:                                      ; preds = %entry
    ret i32 1

  if.end:                                       ; preds = %entry
    ret i32 0
  }
...
---
name:            test01
registers:
  - { id: 0, class: gpr32 }
  - { id: 1, class: gpr32common }
body:             |
  bb.0.entry:
    successors: %bb.2.if.end, %bb.1.if.then

    %0 = MOVi32imm 1
    %1 = ANDWri killed %1, 15
    $wzr = SUBSWri killed %1, 0, 0, implicit-def $nzcv
    Bcc 9, %bb.2.if.end, implicit $nzcv

  bb.1.if.then:
    $w0 = MOVi32imm 1
    RET_ReallyLR implicit $w0

  bb.2.if.end:
    $w0 = MOVi32imm 0
    RET_ReallyLR implicit $w0

...