File: lower-insert-elt.ll

package info (click to toggle)
swiftlang 6.0.3-2
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 2,519,992 kB
  • sloc: cpp: 9,107,863; ansic: 2,040,022; asm: 1,135,751; python: 296,500; objc: 82,456; f90: 60,502; lisp: 34,951; pascal: 19,946; sh: 18,133; perl: 7,482; ml: 4,937; javascript: 4,117; makefile: 3,840; awk: 3,535; xml: 914; fortran: 619; cs: 573; ruby: 573
file content (23 lines) | stat: -rw-r--r-- 824 bytes parent folder | download | duplicates (4) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
 
; RUN: llc -march=hexagon < %s | FileCheck %s
; REQUIRES: asserts

; Check that this testcase compiles successfully.
; CHECK: vextract

target datalayout = "e-m:e-p:32:32:32-a:0-n16:32-i64:64:64-i32:32:32-i16:16:16-i1:8:8-f32:32:32-f64:64:64-v32:32:32-v64:64:64-v512:512:512-v1024:1024:1024-v2048:2048:2048"
target triple = "hexagon-unknown--elf"

define void @fred() local_unnamed_addr #0 {
b0:
  %v1 = load <64 x i8>, ptr undef, align 64
  %v2 = insertelement <64 x i8> %v1, i8 0, i32 0
  br label %b3

b3:                                               ; preds = %b3, %b0
  %v4 = phi <64 x i8> [ %v2, %b0 ], [ %v6, %b3 ]
  %v5 = extractelement <64 x i8> %v4, i32 0
  %v6 = insertelement <64 x i8> %v4, i8 undef, i32 0
  br label %b3
}

attributes #0 = { "target-cpu"="hexagonv60" "target-features"="+hvx,+hvx-length64b" }