File: builtin-prefetch.ll

package info (click to toggle)
swiftlang 6.0.3-2
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 2,519,992 kB
  • sloc: cpp: 9,107,863; ansic: 2,040,022; asm: 1,135,751; python: 296,500; objc: 82,456; f90: 60,502; lisp: 34,951; pascal: 19,946; sh: 18,133; perl: 7,482; ml: 4,937; javascript: 4,117; makefile: 3,840; awk: 3,535; xml: 914; fortran: 619; cs: 573; ruby: 573
file content (28 lines) | stat: -rw-r--r-- 1,049 bytes parent folder | download | duplicates (8) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
 
; RUN: llc -march=hexagon < %s | FileCheck %s
; CHECK: dcfetch
; CHECK: dcfetch{{.*}}#8
target datalayout = "e-p:32:32:32-i64:64:64-i32:32:32-i16:16:16-i1:32:32-f64:64:64-f32:32:32-v64:64:64-v32:32:32-a0:0-n16:32"
target triple = "hexagon"

; Function Attrs: nounwind
define zeroext i8 @foo(ptr %addr) #0 {
entry:
  %addr.addr = alloca ptr, align 4
  store ptr %addr, ptr %addr.addr, align 4
  %0 = load ptr, ptr %addr.addr, align 4
  call void @llvm.prefetch(ptr %0, i32 0, i32 3, i32 1)
  %1 = load ptr, ptr %addr.addr, align 4
  %2 = load i32, ptr %1, align 4
  %3 = add i32 %2, 8
  %4 = inttoptr i32 %3 to ptr
  call void @llvm.hexagon.prefetch(ptr %4)
  %5 = load i8, ptr %4
  ret i8 %5
}

; Function Attrs: nounwind
declare void @llvm.prefetch(ptr nocapture, i32, i32, i32) #1
declare void @llvm.hexagon.prefetch(ptr nocapture) #1

attributes #0 = { nounwind "less-precise-fpmad"="false" "frame-pointer"="all" "no-infs-fp-math"="false" "no-nans-fp-math"="false" "unsafe-fp-math"="false" "use-soft-float"="false" }
attributes #1 = { nounwind }