File: setmemrefs.ll

package info (click to toggle)
swiftlang 6.0.3-2
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 2,519,992 kB
  • sloc: cpp: 9,107,863; ansic: 2,040,022; asm: 1,135,751; python: 296,500; objc: 82,456; f90: 60,502; lisp: 34,951; pascal: 19,946; sh: 18,133; perl: 7,482; ml: 4,937; javascript: 4,117; makefile: 3,840; awk: 3,535; xml: 914; fortran: 619; cs: 573; ruby: 573
file content (31 lines) | stat: -rw-r--r-- 855 bytes parent folder | download | duplicates (8) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
 
; RUN: llc -march=hexagon < %s | FileCheck %s

; This test checks to see if, after lowering the two loads below, we set up the
; memrefs of the resulting load MIs correctly, so that they are packetized
; together.

; CHECK: {
; CHECK:       r{{[0-9]*}} = memw(r1{{[678]}}+#0)
; CHECK-NEXT:  r{{[0-9]*}} = memw(r1{{[678]}}+#0)

; Function Attrs: nounwind
define i64 @f0(ptr nocapture %a0, ptr nocapture %a1, ptr nocapture %a2) #0 {
b0:
  %v0 = tail call i32 @f1() #0
  store i32 %v0, ptr %a2, align 4, !tbaa !0
  %v1 = load i32, ptr %a0, align 4, !tbaa !0
  %v2 = sext i32 %v1 to i64
  %v3 = load i32, ptr %a1, align 4, !tbaa !0
  %v4 = sext i32 %v3 to i64
  %v5 = mul nsw i64 %v4, %v2
  ret i64 %v5
}

declare i32 @f1(...)

attributes #0 = { nounwind }

!0 = !{!1, !1, i64 0}
!1 = !{!"int", !2}
!2 = !{!"omnipotent char", !3}
!3 = !{!"Simple C/C++ TBAA"}