File: selectiondag-sextload.ll

package info (click to toggle)
swiftlang 6.0.3-2
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 2,519,992 kB
  • sloc: cpp: 9,107,863; ansic: 2,040,022; asm: 1,135,751; python: 296,500; objc: 82,456; f90: 60,502; lisp: 34,951; pascal: 19,946; sh: 18,133; perl: 7,482; ml: 4,937; javascript: 4,117; makefile: 3,840; awk: 3,535; xml: 914; fortran: 619; cs: 573; ruby: 573
file content (26 lines) | stat: -rw-r--r-- 576 bytes parent folder | download | duplicates (14) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
 
; RUN: llc --mtriple=powerpc64le-linux-gnu < %s | FileCheck %s

; It tests in function DAGCombiner::visitSIGN_EXTEND_INREG
; signext will not be combined with extload, and causes extra zext.

declare void @g(i32 signext)

define void @foo(ptr %p) {
entry:
  br label %while.body

while.body:
  %0 = load i8, ptr %p, align 1
  %conv = zext i8 %0 to i32
  %cmp = icmp sgt i8 %0, 0
  br i1 %cmp, label %if.then, label %while.body
; CHECK:     lbz
; CHECK:     extsb.
; CHECK-NOT: rlwinm
; CHECK:     ble

if.then:
  tail call void @g(i32 signext %conv)
  br label %while.body
}