File: OpSwitchBranches.ll

package info (click to toggle)
swiftlang 6.0.3-2
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 2,519,992 kB
  • sloc: cpp: 9,107,863; ansic: 2,040,022; asm: 1,135,751; python: 296,500; objc: 82,456; f90: 60,502; lisp: 34,951; pascal: 19,946; sh: 18,133; perl: 7,482; ml: 4,937; javascript: 4,117; makefile: 3,840; awk: 3,535; xml: 914; fortran: 619; cs: 573; ruby: 573
file content (41 lines) | stat: -rw-r--r-- 1,005 bytes parent folder | download | duplicates (6) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
 
; RUN: llc -O0 -mtriple=spirv32-unknown-unknown %s -o - | FileCheck %s --check-prefix=CHECK-SPIRV

define i32 @test_switch_branches(i32 %a) {
entry:
  %alloc = alloca i32
; CHECK-SPIRV:      OpSwitch %[[#]] %[[#DEFAULT:]] 1 %[[#CASE1:]] 2 %[[#CASE2:]] 3 %[[#CASE3:]]
  switch i32 %a, label %default [
    i32 1, label %case1
    i32 2, label %case2
    i32 3, label %case3
  ]

; CHECK-SPIRV:      %[[#CASE1]] = OpLabel
case1:
  store i32 1, ptr %alloc
; CHECK-SPIRV:      OpBranch %[[#END:]]
  br label %end

; CHECK-SPIRV:      %[[#CASE2]] = OpLabel
case2:
  store i32 2, ptr %alloc
; CHECK-SPIRV:      OpBranch %[[#END]]
  br label %end

; CHECK-SPIRV:      %[[#CASE3]] = OpLabel
case3:
  store i32 3, ptr %alloc
; CHECK-SPIRV:      OpBranch %[[#END]]
  br label %end

; CHECK-SPIRV:      %[[#DEFAULT]] = OpLabel
default:
  store i32 0, ptr %alloc
; CHECK-SPIRV:      OpBranch %[[#END]]
  br label %end

; CHECK-SPIRV:      %[[#END]] = OpLabel
end:
  %result = load i32, ptr %alloc
  ret i32 %result
}