File: vec_divrem.ll

package info (click to toggle)
swiftlang 6.0.3-2
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 2,519,992 kB
  • sloc: cpp: 9,107,863; ansic: 2,040,022; asm: 1,135,751; python: 296,500; objc: 82,456; f90: 60,502; lisp: 34,951; pascal: 19,946; sh: 18,133; perl: 7,482; ml: 4,937; javascript: 4,117; makefile: 3,840; awk: 3,535; xml: 914; fortran: 619; cs: 573; ruby: 573
file content (55 lines) | stat: -rw-r--r-- 1,965 bytes parent folder | download | duplicates (12)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc < %s -mtriple=ve -mattr=+vpu | FileCheck %s

; This would assert because VE specified that all setcc
; nodes (even with vector operands) return a scalar value.

define <4 x i8> @udiv_by_minus_one(<4 x i8> %x) {
; CHECK-LABEL: udiv_by_minus_one:
; CHECK:       # %bb.0:
; CHECK-NEXT:    and %s0, %s0, (56)0
; CHECK-NEXT:    lea %s4, 16843010
; CHECK-NEXT:    muls.l %s0, %s0, %s4
; CHECK-NEXT:    srl %s0, %s0, 32
; CHECK-NEXT:    and %s1, %s1, (56)0
; CHECK-NEXT:    muls.l %s1, %s1, %s4
; CHECK-NEXT:    srl %s1, %s1, 32
; CHECK-NEXT:    and %s2, %s2, (56)0
; CHECK-NEXT:    muls.l %s2, %s2, %s4
; CHECK-NEXT:    srl %s2, %s2, 32
; CHECK-NEXT:    and %s3, %s3, (56)0
; CHECK-NEXT:    muls.l %s3, %s3, %s4
; CHECK-NEXT:    srl %s3, %s3, 32
; CHECK-NEXT:    b.l.t (, %s10)
  %r = udiv <4 x i8> %x, <i8 255, i8 255, i8 255, i8 255>
  ret <4 x i8> %r
}

define <4 x i8> @urem_by_minus_one(<4 x i8> %x) {
; CHECK-LABEL: urem_by_minus_one:
; CHECK:       # %bb.0:
; CHECK-NEXT:    and %s0, %s0, (56)0
; CHECK-NEXT:    and %s1, %s1, (56)0
; CHECK-NEXT:    and %s2, %s2, (56)0
; CHECK-NEXT:    and %s3, %s3, (56)0
; CHECK-NEXT:    lea %s4, 16843010
; CHECK-NEXT:    muls.l %s5, %s3, %s4
; CHECK-NEXT:    srl %s5, %s5, 32
; CHECK-NEXT:    muls.w.sx %s5, %s5, (56)0
; CHECK-NEXT:    subs.w.sx %s3, %s3, %s5
; CHECK-NEXT:    muls.l %s5, %s2, %s4
; CHECK-NEXT:    srl %s5, %s5, 32
; CHECK-NEXT:    muls.w.sx %s5, %s5, (56)0
; CHECK-NEXT:    subs.w.sx %s2, %s2, %s5
; CHECK-NEXT:    muls.l %s5, %s1, %s4
; CHECK-NEXT:    srl %s5, %s5, 32
; CHECK-NEXT:    muls.w.sx %s5, %s5, (56)0
; CHECK-NEXT:    subs.w.sx %s1, %s1, %s5
; CHECK-NEXT:    muls.l %s4, %s0, %s4
; CHECK-NEXT:    srl %s4, %s4, 32
; CHECK-NEXT:    muls.w.sx %s4, %s4, (56)0
; CHECK-NEXT:    subs.w.sx %s0, %s0, %s4
; CHECK-NEXT:    b.l.t (, %s10)
  %r = urem <4 x i8> %x, <i8 255, i8 255, i8 255, i8 255>
  ret <4 x i8> %r
}