1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
|
// RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sve < %s \
// RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
// RUN: llvm-mc -triple=aarch64 -show-encoding -mattr=+sme < %s \
// RUN: | FileCheck %s --check-prefixes=CHECK-ENCODING,CHECK-INST
// RUN: not llvm-mc -triple=aarch64 -show-encoding < %s 2>&1 \
// RUN: | FileCheck %s --check-prefix=CHECK-ERROR
// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sve < %s \
// RUN: | llvm-objdump --no-print-imm-hex -d --mattr=+sve - | FileCheck %s --check-prefix=CHECK-INST
// RUN: llvm-mc -triple=aarch64 -filetype=obj -mattr=+sve < %s \
// RUN: | llvm-objdump --no-print-imm-hex -d --mattr=-sve - | FileCheck %s --check-prefix=CHECK-UNKNOWN
uqadd z0.b, z0.b, z0.b
// CHECK-INST: uqadd z0.b, z0.b, z0.b
// CHECK-ENCODING: [0x00,0x14,0x20,0x04]
// CHECK-ERROR: instruction requires: sve or sme
// CHECK-UNKNOWN: 04201400 <unknown>
uqadd z0.h, z0.h, z0.h
// CHECK-INST: uqadd z0.h, z0.h, z0.h
// CHECK-ENCODING: [0x00,0x14,0x60,0x04]
// CHECK-ERROR: instruction requires: sve or sme
// CHECK-UNKNOWN: 04601400 <unknown>
uqadd z0.s, z0.s, z0.s
// CHECK-INST: uqadd z0.s, z0.s, z0.s
// CHECK-ENCODING: [0x00,0x14,0xa0,0x04]
// CHECK-ERROR: instruction requires: sve or sme
// CHECK-UNKNOWN: 04a01400 <unknown>
uqadd z0.d, z0.d, z0.d
// CHECK-INST: uqadd z0.d, z0.d, z0.d
// CHECK-ENCODING: [0x00,0x14,0xe0,0x04]
// CHECK-ERROR: instruction requires: sve or sme
// CHECK-UNKNOWN: 04e01400 <unknown>
uqadd z0.b, z0.b, #0
// CHECK-INST: uqadd z0.b, z0.b, #0
// CHECK-ENCODING: [0x00,0xc0,0x25,0x25]
// CHECK-ERROR: instruction requires: sve or sme
// CHECK-UNKNOWN: 2525c000 <unknown>
uqadd z31.b, z31.b, #255
// CHECK-INST: uqadd z31.b, z31.b, #255
// CHECK-ENCODING: [0xff,0xdf,0x25,0x25]
// CHECK-ERROR: instruction requires: sve or sme
// CHECK-UNKNOWN: 2525dfff <unknown>
uqadd z0.h, z0.h, #0
// CHECK-INST: uqadd z0.h, z0.h, #0
// CHECK-ENCODING: [0x00,0xc0,0x65,0x25]
// CHECK-ERROR: instruction requires: sve or sme
// CHECK-UNKNOWN: 2565c000 <unknown>
uqadd z0.h, z0.h, #0, lsl #8
// CHECK-INST: uqadd z0.h, z0.h, #0, lsl #8
// CHECK-ENCODING: [0x00,0xe0,0x65,0x25]
// CHECK-ERROR: instruction requires: sve or sme
// CHECK-UNKNOWN: 2565e000 <unknown>
uqadd z31.h, z31.h, #255, lsl #8
// CHECK-INST: uqadd z31.h, z31.h, #65280
// CHECK-ENCODING: [0xff,0xff,0x65,0x25]
// CHECK-ERROR: instruction requires: sve or sme
// CHECK-UNKNOWN: 2565ffff <unknown>
uqadd z31.h, z31.h, #65280
// CHECK-INST: uqadd z31.h, z31.h, #65280
// CHECK-ENCODING: [0xff,0xff,0x65,0x25]
// CHECK-ERROR: instruction requires: sve or sme
// CHECK-UNKNOWN: 2565ffff <unknown>
uqadd z0.s, z0.s, #0
// CHECK-INST: uqadd z0.s, z0.s, #0
// CHECK-ENCODING: [0x00,0xc0,0xa5,0x25]
// CHECK-ERROR: instruction requires: sve or sme
// CHECK-UNKNOWN: 25a5c000 <unknown>
uqadd z0.s, z0.s, #0, lsl #8
// CHECK-INST: uqadd z0.s, z0.s, #0, lsl #8
// CHECK-ENCODING: [0x00,0xe0,0xa5,0x25]
// CHECK-ERROR: instruction requires: sve or sme
// CHECK-UNKNOWN: 25a5e000 <unknown>
uqadd z31.s, z31.s, #255, lsl #8
// CHECK-INST: uqadd z31.s, z31.s, #65280
// CHECK-ENCODING: [0xff,0xff,0xa5,0x25]
// CHECK-ERROR: instruction requires: sve or sme
// CHECK-UNKNOWN: 25a5ffff <unknown>
uqadd z31.s, z31.s, #65280
// CHECK-INST: uqadd z31.s, z31.s, #65280
// CHECK-ENCODING: [0xff,0xff,0xa5,0x25]
// CHECK-ERROR: instruction requires: sve or sme
// CHECK-UNKNOWN: 25a5ffff <unknown>
uqadd z0.d, z0.d, #0
// CHECK-INST: uqadd z0.d, z0.d, #0
// CHECK-ENCODING: [0x00,0xc0,0xe5,0x25]
// CHECK-ERROR: instruction requires: sve or sme
// CHECK-UNKNOWN: 25e5c000 <unknown>
uqadd z0.d, z0.d, #0, lsl #8
// CHECK-INST: uqadd z0.d, z0.d, #0, lsl #8
// CHECK-ENCODING: [0x00,0xe0,0xe5,0x25]
// CHECK-ERROR: instruction requires: sve or sme
// CHECK-UNKNOWN: 25e5e000 <unknown>
uqadd z31.d, z31.d, #255, lsl #8
// CHECK-INST: uqadd z31.d, z31.d, #65280
// CHECK-ENCODING: [0xff,0xff,0xe5,0x25]
// CHECK-ERROR: instruction requires: sve or sme
// CHECK-UNKNOWN: 25e5ffff <unknown>
uqadd z31.d, z31.d, #65280
// CHECK-INST: uqadd z31.d, z31.d, #65280
// CHECK-ENCODING: [0xff,0xff,0xe5,0x25]
// CHECK-ERROR: instruction requires: sve or sme
// CHECK-UNKNOWN: 25e5ffff <unknown>
// --------------------------------------------------------------------------//
// Test compatibility with MOVPRFX instruction.
movprfx z31, z6
// CHECK-INST: movprfx z31, z6
// CHECK-ENCODING: [0xdf,0xbc,0x20,0x04]
// CHECK-ERROR: instruction requires: sve or sme
// CHECK-UNKNOWN: 0420bcdf <unknown>
uqadd z31.d, z31.d, #65280
// CHECK-INST: uqadd z31.d, z31.d, #65280
// CHECK-ENCODING: [0xff,0xff,0xe5,0x25]
// CHECK-ERROR: instruction requires: sve or sme
// CHECK-UNKNOWN: 25e5ffff <unknown>
|
