File: mve-vmov-lane.txt

package info (click to toggle)
swiftlang 6.0.3-2
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 2,519,992 kB
  • sloc: cpp: 9,107,863; ansic: 2,040,022; asm: 1,135,751; python: 296,500; objc: 82,456; f90: 60,502; lisp: 34,951; pascal: 19,946; sh: 18,133; perl: 7,482; ml: 4,937; javascript: 4,117; makefile: 3,840; awk: 3,535; xml: 914; fortran: 619; cs: 573; ruby: 573
file content (13 lines) | stat: -rw-r--r-- 760 bytes parent folder | download | duplicates (25) 
1
2
3
4
5
6
7
8
9
10
11
12
13
 
# RUN: llvm-mc -triple=thumbv8m.main   -mattr=+fp-armv8 -disassemble < %s | FileCheck %s --check-prefix=D_REG
# RUN: llvm-mc -triple=thumbv8a        -mattr=+fp-armv8 -disassemble < %s | FileCheck %s --check-prefix=D_REG
# RUN: llvm-mc -triple=thumbv8.1m.main -mattr=+fp-armv8 -disassemble < %s | FileCheck %s --check-prefix=Q_REG
# RUN: llvm-mc -triple=thumbv8.1m.main -mattr=+mve      -disassemble < %s | FileCheck %s --check-prefix=Q_REG

# The disassembly for this instruction varies between v8.1M and other
# architectures. In v8.1M (with either scalar flotaing point, MVE or both), we
# use the Q register syntax, and for all other architectures we use the D
# register syntax.

[0x11,0xee,0x10,0x0b]
# D_REG: vmov.32 r0, d1[0]
# Q_REG: vmov.32 r0, q0[2]