File: sysregs3.s

package info (click to toggle)
swiftlang 6.0.3-2
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 2,519,992 kB
  • sloc: cpp: 9,107,863; ansic: 2,040,022; asm: 1,135,751; python: 296,500; objc: 82,456; f90: 60,502; lisp: 34,951; pascal: 19,946; sh: 18,133; perl: 7,482; ml: 4,937; javascript: 4,117; makefile: 3,840; awk: 3,535; xml: 914; fortran: 619; cs: 573; ruby: 573
file content (13 lines) | stat: -rw-r--r-- 346 bytes parent folder | download | duplicates (8) 
1
2
3
4
5
6
7
8
9
10
11
12
13
 
# RUN: llvm-mc -arch=hexagon -filetype=obj %s | llvm-objdump -d - | FileCheck %s
#

# Verify exceptions to the grouping rules for some registers.

	{ r6=ssr; r0=memw(r0) }
# CHECK: { r6 = ssr
	{ r7:6=ccr:ssr; r1:0=memd(r0) }
# CHECK: { r7:6 = s7:6
	{ ssr=r6; r0=memw(r0) }
# CHECK: { ssr = r6
	{ s7:6=r7:6; r1:0=memd(r0) }
# CHECK: { s7:6 = r7:6