File: reduce-register-uses-generic.mir

package info (click to toggle)
swiftlang 6.0.3-2
  • links: PTS, VCS
  • area: main
  • in suites: trixie
  • size: 2,519,992 kB
  • sloc: cpp: 9,107,863; ansic: 2,040,022; asm: 1,135,751; python: 296,500; objc: 82,456; f90: 60,502; lisp: 34,951; pascal: 19,946; sh: 18,133; perl: 7,482; ml: 4,937; javascript: 4,117; makefile: 3,840; awk: 3,535; xml: 914; fortran: 619; cs: 573; ruby: 573
file content (25 lines) | stat: -rw-r--r-- 875 bytes parent folder | download | duplicates (17) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
 
# REQUIRES: amdgpu-registered-target
# RUN: llvm-reduce -abort-on-invalid-reduction -simplify-mir --delta-passes=register-uses -mtriple=amdgcn-amd-amdhsa --test FileCheck --test-arg --check-prefix=CHECK-INTERESTINGNESS --test-arg %s --test-arg --input-file %s -o %t 2> %t.log
# RUN: FileCheck --match-full-lines --check-prefix=RESULT %s < %t

# Generic instructions should not have undef set on operands
# CHECK-INTERESTINGNESS: G_ADD

# RESULT: %1:vreg_64(s64) = IMPLICIT_DEF
# RESULT: %add:_(s64) = G_ADD %1, %1

---
name: func
tracksRegLiveness: true
body:             |
  bb.0:
    liveins: $vgpr0, $vgpr1, $vgpr2_vgpr3

    %0:vgpr(s32) = G_IMPLICIT_DEF
    %1:vreg_64(s64) = IMPLICIT_DEF
    %add:_(s64) = G_ADD %1, %1
    %ptr:_(p1) = G_IMPLICIT_DEF
    G_STORE %0(s32), %ptr(p1) :: (store (s32), addrspace 1)
    S_ENDPGM 0, implicit %add(s64), implicit %1(s64)

...