File: data-layout.ll

package info (click to toggle)
swiftlang 6.0.3-2
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid, trixie
  • size: 2,519,992 kB
  • sloc: cpp: 9,107,863; ansic: 2,040,022; asm: 1,135,751; python: 296,500; objc: 82,456; f90: 60,502; lisp: 34,951; pascal: 19,946; sh: 18,133; perl: 7,482; ml: 4,937; javascript: 4,117; makefile: 3,840; awk: 3,535; xml: 914; fortran: 619; cs: 573; ruby: 573
file content (51 lines) | stat: -rw-r--r-- 2,215 bytes parent folder | download | duplicates (2)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
; RUN: mlir-translate -import-llvm -split-input-file %s | FileCheck %s

; Test the default data layout import.

; CHECK: dlti.dl_spec =
; CHECK: #dlti.dl_spec<
; CHECK-DAG:   #dlti.dl_entry<"dlti.endianness", "little">
; CHECK-DAG:   #dlti.dl_entry<i1, dense<8> : vector<2xi32>>
; CHECK-DAG:   #dlti.dl_entry<i8, dense<8> : vector<2xi32>>
; CHECK-DAG:   #dlti.dl_entry<i16, dense<16> : vector<2xi32>>
; CHECK-DAG:   #dlti.dl_entry<i32, dense<32> : vector<2xi32>>
; CHECK-DAG:   #dlti.dl_entry<i64, dense<[32, 64]> : vector<2xi32>>
; CHECK-DAG:   #dlti.dl_entry<!llvm.ptr, dense<64> : vector<4xi32>>
; CHECK-DAG:   #dlti.dl_entry<f16, dense<16> : vector<2xi32>>
; CHECK-DAG:   #dlti.dl_entry<f64, dense<64> : vector<2xi32>>
; CHECK-DAG:   #dlti.dl_entry<f128, dense<128> : vector<2xi32>>
; CHECK: >
target datalayout = ""

; // -----

; CHECK: dlti.dl_spec =
; CHECK: #dlti.dl_spec<
; CHECK-DAG:   #dlti.dl_entry<"dlti.endianness", "little">
; CHECK-DAG:   #dlti.dl_entry<i64, dense<64> : vector<2xi32>>
; CHECK-DAG:   #dlti.dl_entry<f80, dense<128> : vector<2xi32>>
; CHECK-DAG:   #dlti.dl_entry<i8, dense<8> : vector<2xi32>>
; CHECK-DAG:   #dlti.dl_entry<!llvm.ptr<270>, dense<[32, 64, 64, 32]> : vector<4xi32>>
; CHECK-DAG:   #dlti.dl_entry<!llvm.ptr<271>, dense<32> : vector<4xi32>>
; CHECK-DAG:   #dlti.dl_entry<!llvm.ptr<272>, dense<64> : vector<4xi32>>
; CHECK-DAG:   #dlti.dl_entry<"dlti.stack_alignment", 128 : i32>
target datalayout = "e-m:e-p270:32:64-p271:32:32-p272:64:64-i64:64-f80:128-n8:16:32:64-S128"

; // -----

; CHECK: dlti.dl_spec =
; CHECK: #dlti.dl_spec<
; CHECK-DAG:   #dlti.dl_entry<"dlti.endianness", "big">
; CHECK-DAG:   #dlti.dl_entry<!llvm.ptr<270>, dense<[16, 32, 64, 128]> : vector<4xi32>>
; CHECK-DAG:   #dlti.dl_entry<!llvm.ptr<271>, dense<[16, 32, 64, 16]> : vector<4xi32>>
; CHECK-DAG:   #dlti.dl_entry<"dlti.alloca_memory_space", 1 : ui32>
; CHECK-DAG:   #dlti.dl_entry<i64, dense<[64, 128]> : vector<2xi32>>
target datalayout = "A1-E-p270:16:32:64:128-p271:16:32:64-i64:64:128"

; // -----

; CHECK: dlti.dl_spec =
; CHECK: #dlti.dl_spec<
; CHECK-NOT:   #dlti.dl_entry<"dlti.alloca_memory_space"
; CHECK-NOT:   #dlti.dl_entry<"dlti.stack_alignment"
target datalayout = "A0-S0"