1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
|
; RUN: opt %loadPolly -polly-print-scops -disable-output < %s | FileCheck %s
; RUN: opt %loadPolly -polly-print-ast -disable-output < %s | FileCheck %s --check-prefix=AST
;
; void f(int *A, int N) {
; for (int i = 0; i < N; i++)
; switch (i % 4) {
; case 0:
; A[i] += 1;
; break;
; case 1:
; A[i] += 2;
; break;
; case 2:
; A[i] += 3;
; break;
; case 3:
; A[i] += 4;
; break;
; default:
; A[i - 1] += A[i + 1];
; }
; }
; CHECK: Statements {
; CHECK-NEXT: Stmt_sw_bb
; CHECK-NEXT: Domain :=
; CHECK-NEXT: [N] -> { Stmt_sw_bb[i0] : (i0) mod 4 = 0 and 0 <= i0 < N };
; CHECK-NEXT: Schedule :=
; CHECK-NEXT: [N] -> { Stmt_sw_bb[i0] -> [i0, 3] };
; CHECK-NEXT: ReadAccess := [Reduction Type: +] [Scalar: 0]
; CHECK-NEXT: [N] -> { Stmt_sw_bb[i0] -> MemRef_A[i0] };
; CHECK-NEXT: MustWriteAccess := [Reduction Type: +] [Scalar: 0]
; CHECK-NEXT: [N] -> { Stmt_sw_bb[i0] -> MemRef_A[i0] };
; CHECK-NEXT: Stmt_sw_bb_1
; CHECK-NEXT: Domain :=
; CHECK-NEXT: [N] -> { Stmt_sw_bb_1[i0] : (-1 + i0) mod 4 = 0 and 0 < i0 < N };
; CHECK-NEXT: Schedule :=
; CHECK-NEXT: [N] -> { Stmt_sw_bb_1[i0] -> [i0, 2] };
; CHECK-NEXT: ReadAccess := [Reduction Type: +] [Scalar: 0]
; CHECK-NEXT: [N] -> { Stmt_sw_bb_1[i0] -> MemRef_A[i0] };
; CHECK-NEXT: MustWriteAccess := [Reduction Type: +] [Scalar: 0]
; CHECK-NEXT: [N] -> { Stmt_sw_bb_1[i0] -> MemRef_A[i0] };
; CHECK-NEXT: Stmt_sw_bb_5
; CHECK-NEXT: Domain :=
; CHECK-NEXT: [N] -> { Stmt_sw_bb_5[i0] : (2 + i0) mod 4 = 0 and 2 <= i0 < N };
; CHECK-NEXT: Schedule :=
; CHECK-NEXT: [N] -> { Stmt_sw_bb_5[i0] -> [i0, 1] };
; CHECK-NEXT: ReadAccess := [Reduction Type: +] [Scalar: 0]
; CHECK-NEXT: [N] -> { Stmt_sw_bb_5[i0] -> MemRef_A[i0] };
; CHECK-NEXT: MustWriteAccess := [Reduction Type: +] [Scalar: 0]
; CHECK-NEXT: [N] -> { Stmt_sw_bb_5[i0] -> MemRef_A[i0] };
; CHECK-NEXT: Stmt_sw_bb_9
; CHECK-NEXT: Domain :=
; CHECK-NEXT: [N] -> { Stmt_sw_bb_9[i0] : (1 + i0) mod 4 = 0 and 3 <= i0 < N };
; CHECK-NEXT: Schedule :=
; CHECK-NEXT: [N] -> { Stmt_sw_bb_9[i0] -> [i0, 0] };
; CHECK-NEXT: ReadAccess := [Reduction Type: +] [Scalar: 0]
; CHECK-NEXT: [N] -> { Stmt_sw_bb_9[i0] -> MemRef_A[i0] };
; CHECK-NEXT: MustWriteAccess := [Reduction Type: +] [Scalar: 0]
; CHECK-NEXT: [N] -> { Stmt_sw_bb_9[i0] -> MemRef_A[i0] };
; CHECK-NEXT: }
; AST: if (1)
;
; AST: for (int c0 = 0; c0 < N; c0 += 4) {
; AST-NEXT: Stmt_sw_bb(c0);
; AST-NEXT: if (N >= c0 + 2) {
; AST-NEXT: Stmt_sw_bb_1(c0 + 1);
; AST-NEXT: if (N >= c0 + 3) {
; AST-NEXT: Stmt_sw_bb_5(c0 + 2);
; AST-NEXT: if (N >= c0 + 4)
; AST-NEXT: Stmt_sw_bb_9(c0 + 3);
; AST-NEXT: }
; AST-NEXT: }
; AST-NEXT: }
;
; AST: else
; AST-NEXT: { /* original code */ }
target datalayout = "e-m:e-i64:64-f80:128-n8:16:32:64-S128"
define void @f(ptr %A, i32 %N) {
entry:
%tmp = sext i32 %N to i64
br label %for.cond
for.cond: ; preds = %for.inc, %entry
%indvars.iv = phi i64 [ %indvars.iv.next, %for.inc ], [ 0, %entry ]
%cmp = icmp slt i64 %indvars.iv, %tmp
br i1 %cmp, label %for.body, label %for.end
for.body: ; preds = %for.cond
%tmp3 = trunc i64 %indvars.iv to i32
%rem = srem i32 %tmp3, 4
switch i32 %rem, label %sw.default [
i32 0, label %sw.bb
i32 1, label %sw.bb.1
i32 2, label %sw.bb.5
i32 3, label %sw.bb.9
]
sw.bb: ; preds = %for.body
%arrayidx = getelementptr inbounds i32, ptr %A, i64 %indvars.iv
%tmp4 = load i32, ptr %arrayidx, align 4
%add = add nsw i32 %tmp4, 1
store i32 %add, ptr %arrayidx, align 4
br label %sw.epilog
sw.bb.1: ; preds = %for.body
%arrayidx3 = getelementptr inbounds i32, ptr %A, i64 %indvars.iv
%tmp5 = load i32, ptr %arrayidx3, align 4
%add4 = add nsw i32 %tmp5, 2
store i32 %add4, ptr %arrayidx3, align 4
br label %sw.epilog
sw.bb.5: ; preds = %for.body
%arrayidx7 = getelementptr inbounds i32, ptr %A, i64 %indvars.iv
%tmp6 = load i32, ptr %arrayidx7, align 4
%add8 = add nsw i32 %tmp6, 3
store i32 %add8, ptr %arrayidx7, align 4
br label %sw.epilog
sw.bb.9: ; preds = %for.body
%arrayidx11 = getelementptr inbounds i32, ptr %A, i64 %indvars.iv
%tmp7 = load i32, ptr %arrayidx11, align 4
%add12 = add nsw i32 %tmp7, 4
store i32 %add12, ptr %arrayidx11, align 4
br label %sw.epilog
sw.default: ; preds = %for.body
%tmp8 = add nuw nsw i64 %indvars.iv, 1
%arrayidx15 = getelementptr inbounds i32, ptr %A, i64 %tmp8
%tmp9 = load i32, ptr %arrayidx15, align 4
%tmp10 = add nsw i64 %indvars.iv, -1
%arrayidx17 = getelementptr inbounds i32, ptr %A, i64 %tmp10
%tmp11 = load i32, ptr %arrayidx17, align 4
%add18 = add nsw i32 %tmp11, %tmp9
store i32 %add18, ptr %arrayidx17, align 4
br label %sw.epilog
sw.epilog: ; preds = %sw.default, %sw.bb.9, %sw.bb.5, %sw.bb.1, %sw.bb
br label %for.inc
for.inc: ; preds = %sw.epilog
%indvars.iv.next = add nuw nsw i64 %indvars.iv, 1
br label %for.cond
for.end: ; preds = %for.cond
ret void
}
|
