File: regbank-ceil.mir

package info (click to toggle)
swiftlang 6.1.3-2
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid
  • size: 2,791,604 kB
  • sloc: cpp: 9,901,740; ansic: 2,201,431; asm: 1,091,827; python: 308,252; objc: 82,166; f90: 80,126; lisp: 38,358; pascal: 25,559; sh: 20,429; ml: 5,058; perl: 4,745; makefile: 4,484; awk: 3,535; javascript: 3,018; xml: 918; fortran: 664; cs: 573; ruby: 396
file content (26 lines) | stat: -rw-r--r-- 788 bytes parent folder | download | duplicates (19) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
 
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -mtriple=aarch64 -run-pass=regbankselect -verify-machineinstrs %s -o - | FileCheck %s

...
---
name:            load_gets_fpr
legalized:       true
regBankSelected: false
tracksRegLiveness: true
body:             |
  bb.0:
    liveins: $x0
    ; CHECK-LABEL: name: load_gets_fpr
    ; CHECK: liveins: $x0
    ; CHECK: %ptr:gpr(p0) = COPY $x0
    ; CHECK: %load:fpr(s32) = G_LOAD %ptr(p0) :: (load (s32))
    ; CHECK: %fceil:fpr(s32) = G_FCEIL %load
    ; CHECK: $s0 = COPY %fceil(s32)
    ; CHECK: RET_ReallyLR implicit $s0
    %ptr:_(p0) = COPY $x0
    %load:_(s32) = G_LOAD %ptr(p0) :: (load (s32))
    %fceil:_(s32) = G_FCEIL %load
    $s0 = COPY %fceil:_(s32)
    RET_ReallyLR implicit $s0

...