File: regbank-inlineasm.mir

package info (click to toggle)
swiftlang 6.1.3-2
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid
  • size: 2,791,604 kB
  • sloc: cpp: 9,901,740; ansic: 2,201,431; asm: 1,091,827; python: 308,252; objc: 82,166; f90: 80,126; lisp: 38,358; pascal: 25,559; sh: 20,429; ml: 5,058; perl: 4,745; makefile: 4,484; awk: 3,535; javascript: 3,018; xml: 918; fortran: 664; cs: 573; ruby: 396
file content (88 lines) | stat: -rw-r--r-- 3,069 bytes parent folder | download | duplicates (5)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -mtriple=aarch64-unknown-unknown -verify-machineinstrs -O0 -run-pass=regbankselect %s -o - | FileCheck %s

---
name:            inlineasm_memory_clobber
alignment:       4
legalized:       true
tracksRegLiveness: true
body:             |
  bb.1:
    ; CHECK-LABEL: name: inlineasm_memory_clobber
    ; CHECK: INLINEASM &"", 25 /* sideeffect mayload maystore attdialect */
    ; CHECK-NEXT: INLINEASM &"", 1 /* sideeffect attdialect */
    ; CHECK-NEXT: RET_ReallyLR
    INLINEASM &"", 25
    INLINEASM &"", 1
    RET_ReallyLR
...

---
name:            inlineasm_register_clobber
alignment:       4
legalized:       true
tracksRegLiveness: true
body:             |
  bb.1:
    ; CHECK-LABEL: name: inlineasm_register_clobber
    ; CHECK: INLINEASM &"", 25 /* sideeffect mayload maystore attdialect */, 12 /* clobber */, implicit-def early-clobber $d0
    ; CHECK-NEXT: RET_ReallyLR
    INLINEASM &"", 25, 12, implicit-def early-clobber $d0
    RET_ReallyLR
...

---
name:            inlineasm_phys_reg_output
alignment:       4
legalized:       true
tracksRegLiveness: true
body:             |
  bb.1:
    ; CHECK-LABEL: name: inlineasm_phys_reg_output
    ; CHECK: INLINEASM &"mov ${0:w}, 7", 0 /* attdialect */, 10 /* regdef */, implicit-def $w0
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:gpr(s32) = COPY $w0
    ; CHECK-NEXT: $w0 = COPY [[COPY]](s32)
    ; CHECK-NEXT: RET_ReallyLR implicit $w0
    INLINEASM &"mov ${0:w}, 7", 0 /* attdialect */, 10 /* regdef */, implicit-def $w0
    %0:_(s32) = COPY $w0
    $w0 = COPY %0(s32)
    RET_ReallyLR implicit $w0
...

---
name:            inlineasm_virt_reg_output
alignment:       4
legalized:       true
tracksRegLiveness: true
body:             |
  bb.1:
    ; CHECK-LABEL: name: inlineasm_virt_reg_output
    ; CHECK: INLINEASM &"mov ${0:w}, 7", 0 /* attdialect */, 1769482 /* regdef:GPR32common */, def %0
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:gpr(s32) = COPY %0
    ; CHECK-NEXT: $w0 = COPY [[COPY]](s32)
    ; CHECK-NEXT: RET_ReallyLR implicit $w0
    INLINEASM &"mov ${0:w}, 7", 0 /* attdialect */, 1769482 /* regdef:GPR32common */, def %0:gpr32common
    %1:_(s32) = COPY %0
    $w0 = COPY %1(s32)
    RET_ReallyLR implicit $w0
...

---
name:            inlineasm_virt_mixed_types
alignment:       4
legalized:       true
tracksRegLiveness: true
body:             |
  bb.1:
    ; CHECK-LABEL: name: inlineasm_virt_mixed_types
    ; CHECK: INLINEASM &"mov $0, #0; mov $1, #0", 0 /* attdialect */, 1769482 /* regdef:GPR32common */, def %0, {{[0-9]+}} /* regdef:FPR64 */, def %1
    ; CHECK-NEXT: [[COPY:%[0-9]+]]:gpr(s32) = COPY %0
    ; CHECK-NEXT: [[COPY1:%[0-9]+]]:fpr(s64) = COPY %1
    ; CHECK-NEXT: $d0 = COPY [[COPY1]](s64)
    ; CHECK-NEXT: RET_ReallyLR implicit $d0
    INLINEASM &"mov $0, #0; mov $1, #0", 0 /* attdialect */, 1769482 /* regdef:GPR32common */, def %0:gpr32common, 2621450 /* regdef:FPR64 */, def %1:fpr64
    %3:_(s32) = COPY %0
    %4:_(s64) = COPY %1
    $d0 = COPY %4(s64)
    RET_ReallyLR implicit $d0
...