File: divrem.ll

package info (click to toggle)
swiftlang 6.1.3-2
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid
  • size: 2,791,604 kB
  • sloc: cpp: 9,901,740; ansic: 2,201,431; asm: 1,091,827; python: 308,252; objc: 82,166; f90: 80,126; lisp: 38,358; pascal: 25,559; sh: 20,429; ml: 5,058; perl: 4,745; makefile: 4,484; awk: 3,535; javascript: 3,018; xml: 918; fortran: 664; cs: 573; ruby: 396
file content (22 lines) | stat: -rw-r--r-- 747 bytes parent folder | download | duplicates (10) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
 
; RUN: llc -mtriple=aarch64-none-linux-gnu < %s -mattr=+neon | FileCheck %s

; SDIVREM/UDIVREM DAG nodes are generated but expanded when lowering and
; should not generate select error.
define <2 x i32> @test_udivrem(<2 x i32> %x, < 2 x i32> %y, < 2 x i32>* %z) {
; CHECK-LABEL: test_udivrem
; CHECK-DAG: udivrem
; CHECK-NOT: LLVM ERROR: Cannot select
  %div = udiv <2 x i32> %x, %y
  store <2 x i32> %div, ptr %z
  %1 = urem <2 x i32> %x, %y
  ret <2 x i32> %1
}

define <4 x i32> @test_sdivrem(<4 x i32> %x,  ptr %y) {
; CHECK-LABEL: test_sdivrem
; CHECK-DAG: sdivrem
  %div = sdiv <4 x i32> %x,  < i32 20, i32 20, i32 20, i32 20 >
  store <4 x i32> %div, ptr %y
  %1 = srem <4 x i32> %x, < i32 20, i32 20, i32 20, i32 20 >
  ret <4 x i32> %1
}