1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=aarch64-unknown-linux-gnu < %s | FileCheck %s
define i32 @test_minsize(i32 %X) optsize minsize nounwind readnone {
; CHECK-LABEL: test_minsize:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #5 // =0x5
; CHECK-NEXT: mov w9, #42 // =0x2a
; CHECK-NEXT: udiv w8, w0, w8
; CHECK-NEXT: add w8, w8, w8, lsl #2
; CHECK-NEXT: cmp w0, w8
; CHECK-NEXT: mov w8, #-10 // =0xfffffff6
; CHECK-NEXT: csel w0, w9, w8, eq
; CHECK-NEXT: ret
%rem = urem i32 %X, 5
%cmp = icmp eq i32 %rem, 0
%ret = select i1 %cmp, i32 42, i32 -10
ret i32 %ret
}
define i32 @test_optsize(i32 %X) optsize nounwind readnone {
; CHECK-LABEL: test_optsize:
; CHECK: // %bb.0:
; CHECK-NEXT: mov w8, #52429 // =0xcccd
; CHECK-NEXT: mov w9, #13108 // =0x3334
; CHECK-NEXT: movk w8, #52428, lsl #16
; CHECK-NEXT: movk w9, #13107, lsl #16
; CHECK-NEXT: mul w8, w0, w8
; CHECK-NEXT: cmp w8, w9
; CHECK-NEXT: mov w8, #-10 // =0xfffffff6
; CHECK-NEXT: mov w9, #42 // =0x2a
; CHECK-NEXT: csel w0, w9, w8, lo
; CHECK-NEXT: ret
%rem = urem i32 %X, 5
%cmp = icmp eq i32 %rem, 0
%ret = select i1 %cmp, i32 42, i32 -10
ret i32 %ret
}
|
