File: schedule-physregdeps.mir

package info (click to toggle)
swiftlang 6.1.3-2
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid
  • size: 2,791,604 kB
  • sloc: cpp: 9,901,740; ansic: 2,201,431; asm: 1,091,827; python: 308,252; objc: 82,166; f90: 80,126; lisp: 38,358; pascal: 25,559; sh: 20,429; ml: 5,058; perl: 4,745; makefile: 4,484; awk: 3,535; javascript: 3,018; xml: 918; fortran: 664; cs: 573; ruby: 396
file content (50 lines) | stat: -rw-r--r-- 2,275 bytes parent folder | download | duplicates (12)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
# RUN: llc -mtriple=amdgcn -run-pass machine-scheduler -verify-machineinstrs %s -o - -debug-only=machine-scheduler 2>&1 | FileCheck %s
# REQUIRES: asserts

# CHECK:     SU(0):   $vgpr0 = V_MOV_B32_e32 $sgpr0, implicit $exec
# CHECK:       Successors:
# CHECK-NEXT:    SU(2): Out  Latency=1
# CHECK-NEXT:    SU(2): Data Latency=1 Reg=$vgpr0
# CHECK:     SU(1):   $vgpr1 = V_MOV_B32_e32 $sgpr0, implicit $exec
# CHECK:       Successors:
# CHECK-NEXT:    SU(3): Out  Latency=1
# CHECK-NEXT:    SU(3): Data Latency=1 Reg=$vgpr1
# CHECK:     SU(2):   $vgpr0 = V_ADD_CO_U32_e32 $sgpr2, $vgpr0, implicit-def $vcc, implicit $exec
# CHECK:       Predecessors:
# CHECK-NEXT:    SU(0): Out  Latency=1
# CHECK-NEXT:    SU(0): Data Latency=1 Reg=$vgpr0
# CHECK:       Successors:
# CHECK-NEXT:    SU(4): Out  Latency=1
# CHECK-NEXT:    SU(4): Data Latency=1 Reg=$vgpr0_vgpr1
# CHECK-NEXT:    SU(3): Out  Latency=1
# CHECK-NEXT:    SU(3): Data Latency=1 Reg=$vcc
# CHECK:     SU(3):   $vgpr1 = V_ADDC_U32_e32 0, $vgpr1, implicit-def dead $vcc, implicit $vcc, implicit $exec
# CHECK:       Predecessors:
# CHECK-NEXT:    SU(2): Out  Latency=1
# CHECK-NEXT:    SU(2): Data Latency=1 Reg=$vcc
# CHECK-NEXT:    SU(1): Out  Latency=1
# CHECK-NEXT:    SU(1): Data Latency=1 Reg=$vgpr1
# CHECK:       Successors:
# CHECK-NEXT:    SU(4): Out  Latency=1
# CHECK-NEXT:    SU(4): Data Latency=1 Reg=$vgpr0_vgpr1
# CHECK:     SU(4):   $vgpr0_vgpr1 = FLAT_LOAD_DWORDX2 renamable $vgpr0_vgpr1, 0, 0, implicit $exec, implicit $flat_scr
# CHECK:       Predecessors:
# CHECK-NEXT:    SU(3): Out  Latency=1
# CHECK-NEXT:    SU(3): Data Latency=1 Reg=$vgpr0_vgpr1
# CHECK-NEXT:    SU(2): Out  Latency=1
# CHECK-NEXT:    SU(2): Data Latency=1 Reg=$vgpr0_vgpr1
# CHECK:       Successors:
# CHECK-NEXT:    ExitSU: Ord  Latency=3 Artificial

---
name: test
tracksRegLiveness: true
body: |
  bb.0:
    liveins: $sgpr0, $sgpr1, $sgpr2
    $vgpr0 = V_MOV_B32_e32 $sgpr0, implicit $exec
    $vgpr1 = V_MOV_B32_e32 $sgpr0, implicit $exec
    $vgpr0 = V_ADD_CO_U32_e32 $sgpr2, $vgpr0, implicit-def $vcc, implicit $exec
    $vgpr1 = V_ADDC_U32_e32 0, $vgpr1, implicit-def dead $vcc, implicit $vcc, implicit $exec
    $vgpr0_vgpr1 = FLAT_LOAD_DWORDX2 renamable $vgpr0_vgpr1, 0, 0, implicit $exec, implicit $flat_scr
...