1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
|
; RUN: llc < %s -mtriple=armv7 -mattr=+db | FileCheck %s
; RUN: llc < %s -mtriple=thumbv7 -mattr=+db | FileCheck %s
; CHECK-LABEL: test
define void @test() {
call void @llvm.arm.dmb(i32 3) ; CHECK: dmb osh
call void @llvm.arm.dsb(i32 7) ; CHECK: dsb nsh
call void @llvm.arm.isb(i32 15) ; CHECK: isb sy
ret void
}
; Important point is that the compiler should not reorder memory access
; instructions around DMB.
; Failure to do so, two STRs will collapse into one STRD.
; CHECK-LABEL: test_dmb_reordering
define void @test_dmb_reordering(i32 %a, i32 %b, ptr %d) {
store i32 %a, ptr %d ; CHECK: str {{r[0-9]+}}, [{{r[0-9]+}}]
call void @llvm.arm.dmb(i32 15) ; CHECK: dmb sy
%d1 = getelementptr i32, ptr %d, i32 1
store i32 %b, ptr %d1 ; CHECK: str {{r[0-9]+}}, [{{r[0-9]+}}, #4]
ret void
}
; Similarly for DSB.
; CHECK-LABEL: test_dsb_reordering
define void @test_dsb_reordering(i32 %a, i32 %b, ptr %d) {
store i32 %a, ptr %d ; CHECK: str {{r[0-9]+}}, [{{r[0-9]+}}]
call void @llvm.arm.dsb(i32 15) ; CHECK: dsb sy
%d1 = getelementptr i32, ptr %d, i32 1
store i32 %b, ptr %d1 ; CHECK: str {{r[0-9]+}}, [{{r[0-9]+}}, #4]
ret void
}
; And ISB.
; CHECK-LABEL: test_isb_reordering
define void @test_isb_reordering(i32 %a, i32 %b, ptr %d) {
store i32 %a, ptr %d ; CHECK: str {{r[0-9]+}}, [{{r[0-9]+}}]
call void @llvm.arm.isb(i32 15) ; CHECK: isb sy
%d1 = getelementptr i32, ptr %d, i32 1
store i32 %b, ptr %d1 ; CHECK: str {{r[0-9]+}}, [{{r[0-9]+}}, #4]
ret void
}
declare void @llvm.arm.dmb(i32)
declare void @llvm.arm.dsb(i32)
declare void @llvm.arm.isb(i32)
|
