File: vector-extract.ll

package info (click to toggle)
swiftlang 6.1.3-2
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid
  • size: 2,791,604 kB
  • sloc: cpp: 9,901,740; ansic: 2,201,431; asm: 1,091,827; python: 308,252; objc: 82,166; f90: 80,126; lisp: 38,358; pascal: 25,559; sh: 20,429; ml: 5,058; perl: 4,745; makefile: 4,484; awk: 3,535; javascript: 3,018; xml: 918; fortran: 664; cs: 573; ruby: 396
file content (26 lines) | stat: -rw-r--r-- 1,100 bytes parent folder | download | duplicates (17) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
 
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mtriple=armv7a-none-eabi -mattr=+neon %s -o - | FileCheck %s

; Check that the two extracts are not combined into a vmov.

%struct.__neon_int32x4x4_t = type { <4 x i32>, <4 x i32>, <4 x i32>, <4 x i32> }

define i32 @vld4Qi32(ptr %A) nounwind {
; CHECK-LABEL: vld4Qi32:
; CHECK:       @ %bb.0:
; CHECK-NEXT:    vld4.32 {d16, d18, d20, d22}, [r0]!
; CHECK-NEXT:    vld4.32 {d17, d19, d21, d23}, [r0]
; CHECK-NEXT:    vmov.32 r0, d18[1]
; CHECK-NEXT:    vmov.32 r1, d16[0]
; CHECK-NEXT:    add r0, r1, r0
; CHECK-NEXT:    bx lr
        %tmp1 = call %struct.__neon_int32x4x4_t @llvm.arm.neon.vld4.v4i32.p0(ptr %A, i32 1)
        %tmp2 = extractvalue %struct.__neon_int32x4x4_t %tmp1, 0
        %tmp3 = extractelement <4 x i32> %tmp2, i32 0
        %tmp4 = extractvalue %struct.__neon_int32x4x4_t %tmp1, 1
        %tmp5 = extractelement <4 x i32> %tmp4, i32 1
        %tmp6 = add i32 %tmp3, %tmp5
        ret i32 %tmp6
}

declare %struct.__neon_int32x4x4_t @llvm.arm.neon.vld4.v4i32.p0(ptr, i32) nounwind readonly