File: cext-unnamed-global.mir

package info (click to toggle)
swiftlang 6.1.3-2
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid
  • size: 2,791,604 kB
  • sloc: cpp: 9,901,740; ansic: 2,201,431; asm: 1,091,827; python: 308,252; objc: 82,166; f90: 80,126; lisp: 38,358; pascal: 25,559; sh: 20,429; ml: 5,058; perl: 4,745; makefile: 4,484; awk: 3,535; javascript: 3,018; xml: 918; fortran: 664; cs: 573; ruby: 396
file content (38 lines) | stat: -rw-r--r-- 1,030 bytes parent folder | download | duplicates (12) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
 
# RUN: llc -march=hexagon -run-pass=hexagon-cext-opt %s -o - | FileCheck %s

# Check that this test doesn't crash.
# CHECK: %0:intregs = A2_tfrsi @0

--- |
  target triple = "hexagon"

  @0 = external global [0 x i8]
  @1 = external constant [2 x i64]

  define void @f0() #0 {
  b0:
    tail call fastcc void @f1(ptr inttoptr (i64 add (i64 ptrtoint (ptr @0 to i64), i64 128) to ptr), ptr @1)
    ret void
  }

  declare fastcc void @f1(ptr nocapture readonly, ptr nocapture readonly) #1

  attributes #0 = { alwaysinline nounwind "target-cpu"="hexagonv60" }
  attributes #1 = { noinline norecurse nounwind "target-cpu"="hexagonv60" }
...

---
name: f0
tracksRegLiveness: true
body: |
  bb.0:
    %0:intregs = A2_tfrsi @0
    %1:intregs = A2_tfrsi 0
    %2:doubleregs = REG_SEQUENCE %0, %subreg.isub_lo, %1, %subreg.isub_hi
    %3:doubleregs = CONST64 128
    %4:doubleregs = A2_addp %2, %3
    %5:intregs = A2_tfrsi @1
    $r0 = COPY %4.isub_lo
    $r1 = COPY %5
    PS_tailcall_i @f1, hexagoncsr, implicit $r0, implicit $r1
...