File: swp-regseq.ll

package info (click to toggle)
swiftlang 6.1.3-2
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid
  • size: 2,791,604 kB
  • sloc: cpp: 9,901,740; ansic: 2,201,431; asm: 1,091,827; python: 308,252; objc: 82,166; f90: 80,126; lisp: 38,358; pascal: 25,559; sh: 20,429; ml: 5,058; perl: 4,745; makefile: 4,484; awk: 3,535; javascript: 3,018; xml: 918; fortran: 664; cs: 573; ruby: 396
file content (24 lines) | stat: -rw-r--r-- 675 bytes parent folder | download | duplicates (12) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
 
; RUN: llc -march=hexagon -enable-pipeliner < %s
; REQUIRES: asserts

%s.0 = type { i64 }

define i64 @f0(ptr nocapture %a0, i32 %a1) {
b0:
  br i1 undef, label %b1, label %b2

b1:                                               ; preds = %b1, %b0
  %v0 = phi i32 [ %v6, %b1 ], [ 0, %b0 ]
  %v1 = phi i64 [ %v5, %b1 ], [ undef, %b0 ]
  %v2 = load i16, ptr undef, align 2
  %v3 = zext i16 %v2 to i64
  %v4 = and i64 %v1, -4294967296
  %v5 = or i64 %v3, %v4
  %v6 = add nsw i32 %v0, 1
  %v7 = icmp eq i32 %v6, %a1
  br i1 %v7, label %b2, label %b1

b2:                                               ; preds = %b1, %b0
  %v8 = phi i64 [ undef, %b0 ], [ %v5, %b1 ]
  ret i64 %v8
}