File: lanai-misched-trivial-disjoint.ll

package info (click to toggle)
swiftlang 6.1.3-2
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid
  • size: 2,791,604 kB
  • sloc: cpp: 9,901,740; ansic: 2,201,431; asm: 1,091,827; python: 308,252; objc: 82,166; f90: 80,126; lisp: 38,358; pascal: 25,559; sh: 20,429; ml: 5,058; perl: 4,745; makefile: 4,484; awk: 3,535; javascript: 3,018; xml: 918; fortran: 664; cs: 573; ruby: 396
file content (56 lines) | stat: -rw-r--r-- 2,061 bytes parent folder | download | duplicates (10)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
; REQUIRES: asserts
; RUN: llc %s -mtriple=lanai-unknown-unknown -debug-only=machine-scheduler -o /dev/null 2>&1 | FileCheck %s

; Make sure there are no control dependencies between memory operations that
; are trivially disjoint.

; Function Attrs: norecurse nounwind uwtable
define i32 @foo(ptr inreg nocapture %x) {
entry:
  %0 = bitcast ptr %x to ptr
  store i32 1, ptr %0, align 4
  %arrayidx1 = getelementptr inbounds i8, ptr %x, i32 4
  %1 = bitcast ptr %arrayidx1 to ptr
  store i32 2, ptr %1, align 4
  %arrayidx2 = getelementptr inbounds i8, ptr %x, i32 12
  %2 = bitcast ptr %arrayidx2 to ptr
  %3 = load i32, ptr %2, align 4
  %arrayidx3 = getelementptr inbounds i8, ptr %x, i32 10
  %4 = bitcast ptr %arrayidx3 to ptr
  store i16 3, ptr %4, align 2
  %5 = bitcast ptr %arrayidx2 to ptr
  store i16 4, ptr %5, align 2
  %arrayidx5 = getelementptr inbounds i8, ptr %x, i32 14
  store i8 5, ptr %arrayidx5, align 1
  %arrayidx6 = getelementptr inbounds i8, ptr %x, i32 15
  store i8 6, ptr %arrayidx6, align 1
  %arrayidx7 = getelementptr inbounds i8, ptr %x, i32 16
  store i8 7, ptr %arrayidx7, align 1
  ret i32 %3
}

; CHECK-LABEL: foo
; CHECK-LABEL: SU({{.*}}):   SW_RI{{.*}}, 0,
; CHECK:  # preds left       : 2
; CHECK:  # succs left       : 0
; CHECK-LABEL: SU({{.*}}):   SW_RI{{.*}}, 4,
; CHECK:  # preds left       : 2
; CHECK:  # succs left       : 0
; CHECK-LABEL: SU({{.*}}):   %{{.*}} = LDW_RI{{.*}}, 12,
; CHECK:  # preds left       : 1
; CHECK:  # succs left       : 4
; CHECK-LABEL: SU({{.*}}):   STH_RI{{.*}}, 10,
; CHECK:  # preds left       : 2
; CHECK:  # succs left       : 0
; CHECK-LABEL: SU({{.*}}):   STH_RI{{.*}}, 12,
; CHECK:  # preds left       : 3
; CHECK:  # succs left       : 0
; CHECK-LABEL: SU({{.*}}):   STB_RI{{.*}}, 14,
; CHECK:  # preds left       : 3
; CHECK:  # succs left       : 0
; CHECK-LABEL: SU({{.*}}):   STB_RI{{.*}}, 15,
; CHECK:  # preds left       : 3
; CHECK:  # succs left       : 0
; CHECK-LABEL: SU({{.*}}):   STB_RI{{.*}}, 16,
; CHECK:  # preds left       : 2
; CHECK:  # succs left       : 0