1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
|
; NOTE: Assertions have been autogenerated by utils/update_llc_test_checks.py
; RUN: llc -mcpu=pwr9 -ppc-asm-full-reg-names -ppc-vsr-nums-as-vr \
; RUN: -mtriple=powerpc64le-unknown-unknown -verify-machineinstrs < %s | \
; RUN: FileCheck %s --check-prefix=P9
; RUN: llc -mcpu=pwr8 -ppc-asm-full-reg-names -ppc-vsr-nums-as-vr \
; RUN: -mtriple=powerpc64le-unknown-unknown -verify-machineinstrs < %s | \
; RUN: FileCheck %s
define dso_local <2 x double> @test_rint_v2f64(<2 x double> %d) local_unnamed_addr {
; P9-LABEL: test_rint_v2f64:
; P9: # %bb.0: # %entry
; P9-NEXT: xvrdpic v2, v2
; P9-NEXT: blr
;
; CHECK-LABEL: test_rint_v2f64:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: xvrdpic v2, v2
; CHECK-NEXT: blr
entry:
%0 = tail call <2 x double> @llvm.rint.v2f64(<2 x double> %d)
ret <2 x double> %0
}
declare <2 x double> @llvm.rint.v2f64(<2 x double>)
define dso_local <4 x float> @test_rint_v4f32(<4 x float> %d) local_unnamed_addr {
; P9-LABEL: test_rint_v4f32:
; P9: # %bb.0: # %entry
; P9-NEXT: xvrspic v2, v2
; P9-NEXT: blr
;
; CHECK-LABEL: test_rint_v4f32:
; CHECK: # %bb.0: # %entry
; CHECK-NEXT: xvrspic v2, v2
; CHECK-NEXT: blr
entry:
%0 = tail call <4 x float> @llvm.rint.v4f32(<4 x float> %d)
ret <4 x float> %0
}
declare <4 x float> @llvm.rint.v4f32(<4 x float>)
|
