1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
|
# NOTE: Assertions have been autogenerated by utils/update_mir_test_checks.py
# RUN: llc -mtriple=riscv64 -mattr=+v,+m -run-pass=instruction-select \
# RUN: -simplify-mir -verify-machineinstrs %s -o - | FileCheck %s
---
name: test_1
legalized: true
regBankSelected: true
tracksRegLiveness: true
body: |
bb.0.entry:
; CHECK-LABEL: name: test_1
; CHECK: [[PseudoReadVLENB:%[0-9]+]]:gpr = PseudoReadVLENB
; CHECK-NEXT: [[SRLI:%[0-9]+]]:gpr = SRLI [[PseudoReadVLENB]], 3
; CHECK-NEXT: $x10 = COPY [[SRLI]]
; CHECK-NEXT: PseudoRET implicit $x10
%0:gprb(s64) = G_READ_VLENB
%1:gprb(s64) = G_CONSTANT i64 3
%2:gprb(s64) = G_LSHR %0, %1(s64)
$x10 = COPY %2(s64)
PseudoRET implicit $x10
...
---
name: test_2
legalized: true
regBankSelected: true
tracksRegLiveness: true
body: |
bb.0.entry:
; CHECK-LABEL: name: test_2
; CHECK: [[PseudoReadVLENB:%[0-9]+]]:gpr = PseudoReadVLENB
; CHECK-NEXT: [[SRLI:%[0-9]+]]:gpr = SRLI [[PseudoReadVLENB]], 2
; CHECK-NEXT: $x10 = COPY [[SRLI]]
; CHECK-NEXT: PseudoRET implicit $x10
%0:gprb(s64) = G_READ_VLENB
%1:gprb(s64) = G_CONSTANT i64 2
%2:gprb(s64) = G_LSHR %0, %1(s64)
$x10 = COPY %2(s64)
PseudoRET implicit $x10
...
---
name: test_3
legalized: true
regBankSelected: true
tracksRegLiveness: true
body: |
bb.0.entry:
; CHECK-LABEL: name: test_3
; CHECK: [[PseudoReadVLENB:%[0-9]+]]:gpr = PseudoReadVLENB
; CHECK-NEXT: [[SRLI:%[0-9]+]]:gpr = SRLI [[PseudoReadVLENB]], 3
; CHECK-NEXT: [[ADDI:%[0-9]+]]:gpr = ADDI $x0, 3
; CHECK-NEXT: [[MUL:%[0-9]+]]:gpr = MUL [[SRLI]], [[ADDI]]
; CHECK-NEXT: $x10 = COPY [[MUL]]
; CHECK-NEXT: PseudoRET implicit $x10
%0:gprb(s64) = G_READ_VLENB
%1:gprb(s64) = G_CONSTANT i64 3
%2:gprb(s64) = G_LSHR %0, %1(s64)
%3:gprb(s64) = G_CONSTANT i64 3
%4:gprb(s64) = G_MUL %2, %3
$x10 = COPY %4(s64)
PseudoRET implicit $x10
...
---
name: test_4
legalized: true
regBankSelected: true
tracksRegLiveness: true
body: |
bb.0.entry:
; CHECK-LABEL: name: test_4
; CHECK: [[PseudoReadVLENB:%[0-9]+]]:gpr = PseudoReadVLENB
; CHECK-NEXT: [[SRLI:%[0-9]+]]:gpr = SRLI [[PseudoReadVLENB]], 1
; CHECK-NEXT: $x10 = COPY [[SRLI]]
; CHECK-NEXT: PseudoRET implicit $x10
%0:gprb(s64) = G_READ_VLENB
%1:gprb(s64) = G_CONSTANT i64 1
%2:gprb(s64) = G_LSHR %0, %1(s64)
$x10 = COPY %2(s64)
PseudoRET implicit $x10
...
---
name: test_8
legalized: true
regBankSelected: true
tracksRegLiveness: true
body: |
bb.0.entry:
; CHECK-LABEL: name: test_8
; CHECK: [[PseudoReadVLENB:%[0-9]+]]:gpr = PseudoReadVLENB
; CHECK-NEXT: $x10 = COPY [[PseudoReadVLENB]]
; CHECK-NEXT: PseudoRET implicit $x10
%0:gprb(s64) = G_READ_VLENB
$x10 = COPY %0(s64)
PseudoRET implicit $x10
...
---
name: test_16
legalized: true
regBankSelected: true
tracksRegLiveness: true
body: |
bb.0.entry:
; CHECK-LABEL: name: test_16
; CHECK: [[PseudoReadVLENB:%[0-9]+]]:gpr = PseudoReadVLENB
; CHECK-NEXT: [[SLLI:%[0-9]+]]:gpr = SLLI [[PseudoReadVLENB]], 1
; CHECK-NEXT: $x10 = COPY [[SLLI]]
; CHECK-NEXT: PseudoRET implicit $x10
%0:gprb(s64) = G_READ_VLENB
%1:gprb(s64) = G_CONSTANT i64 1
%2:gprb(s64) = G_SHL %0, %1(s64)
$x10 = COPY %2(s64)
PseudoRET implicit $x10
...
---
name: test_40
legalized: true
regBankSelected: true
tracksRegLiveness: true
body: |
bb.0.entry:
; CHECK-LABEL: name: test_40
; CHECK: [[PseudoReadVLENB:%[0-9]+]]:gpr = PseudoReadVLENB
; CHECK-NEXT: [[ADDI:%[0-9]+]]:gpr = ADDI $x0, 5
; CHECK-NEXT: [[MUL:%[0-9]+]]:gpr = MUL [[PseudoReadVLENB]], [[ADDI]]
; CHECK-NEXT: $x10 = COPY [[MUL]]
; CHECK-NEXT: PseudoRET implicit $x10
%0:gprb(s64) = G_READ_VLENB
%1:gprb(s64) = G_CONSTANT i64 5
%2:gprb(s64) = G_MUL %0, %1
$x10 = COPY %2(s64)
PseudoRET implicit $x10
...
|
