File: extract-vector-elt-zEC12.ll

package info (click to toggle)
swiftlang 6.1.3-2
  • links: PTS, VCS
  • area: main
  • in suites: forky, sid
  • size: 2,791,604 kB
  • sloc: cpp: 9,901,740; ansic: 2,201,431; asm: 1,091,827; python: 308,252; objc: 82,166; f90: 80,126; lisp: 38,358; pascal: 25,559; sh: 20,429; ml: 5,058; perl: 4,745; makefile: 4,484; awk: 3,535; javascript: 3,018; xml: 918; fortran: 664; cs: 573; ruby: 396
file content (21 lines) | stat: -rw-r--r-- 731 bytes parent folder | download | duplicates (17) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
 
; RUN: llc < %s -mtriple=s390x-linux-gnu -mcpu=zEC12 | FileCheck %s
;
; Test that <1 x i8> is legalized properly without vector support.

define void @autogen_SD18500(ptr) {
; CHECK: .text
BB:
  %L5 = load i8, ptr %0
  %I22 = insertelement <1 x i8> undef, i8 %L5, i32 0
  %Cmp53 = icmp ule i1 undef, undef
  br label %CF244

CF244:                                            ; preds = %CF244, %BB
  %Sl119 = select i1 %Cmp53, <1 x i8> %I22, <1 x i8> undef
  %Cmp148 = fcmp une float 0x3E03A81780000000, 0x42D92DCD00000000
  br i1 %Cmp148, label %CF244, label %CF241

CF241:                                            ; preds = %CF241, %CF244
  %Sl199 = select i1 true, <1 x i8> %Sl119, <1 x i8> zeroinitializer
  br label %CF241
}