1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
|
//===- Utils.cpp - Utilities to support the ArmSME dialect ----------------===//
//
// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.
// See https://llvm.org/LICENSE.txt for license information.
// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception
//
//===----------------------------------------------------------------------===//
//
// This file implements utilities for the ArmSME dialect.
//
//===----------------------------------------------------------------------===//
#include "mlir/Dialect/ArmSME/Utils/Utils.h"
#include "mlir/Dialect/ArmSME/IR/ArmSME.h"
namespace mlir::arm_sme {
unsigned getSMETileSliceMinNumElts(Type type) {
assert(isValidSMETileElementType(type) && "invalid tile type!");
return MinStreamingVectorLengthInBits / type.getIntOrFloatBitWidth();
}
bool isValidSMETileElementType(Type type) {
return type.isInteger(8) || type.isInteger(16) || type.isInteger(32) ||
type.isInteger(64) || type.isInteger(128) || type.isF16() ||
type.isBF16() || type.isF32() || type.isF64() || type.isF128();
}
bool isValidSMETileVectorType(VectorType vType) {
if ((vType.getRank() != 2) || !vType.allDimsScalable())
return false;
auto elemType = vType.getElementType();
if (!isValidSMETileElementType(elemType))
return false;
unsigned minNumElts = getSMETileSliceMinNumElts(elemType);
if (vType.getShape() != ArrayRef<int64_t>({minNumElts, minNumElts}))
return false;
return true;
}
std::optional<ArmSMETileType> getSMETileType(VectorType type) {
if (!isValidSMETileVectorType(type))
return {};
switch (type.getElementTypeBitWidth()) {
case 8:
return ArmSMETileType::ZAB;
case 16:
return ArmSMETileType::ZAH;
case 32:
return ArmSMETileType::ZAS;
case 64:
return ArmSMETileType::ZAD;
case 128:
return ArmSMETileType::ZAQ;
default:
llvm_unreachable("unknown SME tile type");
}
}
LogicalResult verifyOperationHasValidTileId(Operation *op) {
auto tileOp = llvm::dyn_cast<ArmSMETileOpInterface>(op);
if (!tileOp)
return success(); // Not a tile op (no need to check).
auto tileId = tileOp.getTileId();
if (!tileId)
return success(); // Not having a tile ID (yet) is okay.
if (!tileId.getType().isSignlessInteger(32))
return tileOp.emitOpError("tile ID should be a 32-bit signless integer");
return success();
}
scf::ForOp createLoopOverTileSlices(
PatternRewriter &rewriter, Location loc, Value initTile,
std::function<Value(OpBuilder &, Location, Value, Value)> makeLoopBody) {
OpBuilder::InsertionGuard g(rewriter);
auto step = rewriter.create<arith::ConstantIndexOp>(loc, 1);
auto minTileSlices = rewriter.create<arith::ConstantIndexOp>(
loc, llvm::cast<VectorType>(initTile.getType()).getDimSize(0));
auto vscale =
rewriter.create<vector::VectorScaleOp>(loc, rewriter.getIndexType());
auto lowerBound = rewriter.create<arith::ConstantIndexOp>(loc, 0);
auto numTileSlices =
rewriter.create<arith::MulIOp>(loc, minTileSlices, vscale);
auto forOp = rewriter.create<scf::ForOp>(loc, lowerBound, numTileSlices, step,
ValueRange{initTile});
rewriter.setInsertionPointToStart(forOp.getBody());
Value nextTile =
makeLoopBody(rewriter, loc, /*tileSliceIndex=*/forOp.getInductionVar(),
/*currentTile=*/forOp.getRegionIterArg(0));
rewriter.create<scf::YieldOp>(loc, nextTile);
return forOp;
}
bool isMultipleOfSMETileVectorType(VectorType vType) {
if (vType.getRank() != 2 || !vType.allDimsScalable())
return false;
auto elementType = vType.getElementType();
if (!isValidSMETileElementType(elementType))
return false;
unsigned minNumElts = getSMETileSliceMinNumElts(elementType);
int64_t vectorRows = vType.getDimSize(0);
int64_t vectorCols = vType.getDimSize(1);
return (vectorRows > minNumElts || vectorCols > minNumElts) &&
vectorRows % minNumElts == 0 && vectorCols % minNumElts == 0;
}
VectorType getSMETileTypeForElement(Type elementType) {
unsigned minNumElts = getSMETileSliceMinNumElts(elementType);
return VectorType::get({minNumElts, minNumElts}, elementType, {true, true});
}
void eraseTriviallyDeadTileOps(IRRewriter &rewriter,
FunctionOpInterface function) {
SmallVector<Operation *> worklist;
function->walk([&](Operation *op) {
auto armSMEOp = dyn_cast<arm_sme::ArmSMETileOpInterface>(op);
if (armSMEOp && isOpTriviallyDead(armSMEOp))
worklist.push_back(armSMEOp);
});
while (!worklist.empty()) {
Operation *op = worklist.pop_back_val();
if (!isOpTriviallyDead(op))
continue;
for (Value value : op->getOperands()) {
if (auto armSMEOp = value.getDefiningOp<arm_sme::ArmSMETileOpInterface>())
worklist.push_back(armSMEOp);
}
rewriter.eraseOp(op);
}
}
bool isTriviallyCloneableTileOp(arm_sme::ArmSMETileOpInterface tileOp) {
return tileOp && tileOp->getNumResults() == 1 &&
tileOp->getNumOperands() == 0 && isPure(tileOp);
}
bool hasTileResult(arm_sme::ArmSMETileOpInterface tileOp) {
for (Value result : tileOp->getResults()) {
if (arm_sme::isValidSMETileVectorType(result.getType()))
return true;
}
return false;
}
OpOperand *getTileOpOperand(arm_sme::ArmSMETileOpInterface tileOp) {
if (!tileOp)
return nullptr;
auto isTileOperandType = [](OpOperand &operand) {
return arm_sme::isValidSMETileVectorType(operand.get().getType());
};
assert(llvm::count_if(tileOp->getOpOperands(), isTileOperandType) <= 1 &&
"expected at most one tile operand");
OpOperand *tileOperand =
llvm::find_if(tileOp->getOpOperands(), isTileOperandType);
if (tileOperand == tileOp->getOpOperands().end())
return nullptr;
return tileOperand;
}
bool isTileTypeGreaterOrEqual(ArmSMETileType typeA, ArmSMETileType typeB) {
// Note: This is <= due to how tile types are numbered in ArmSMEOps.td.
return static_cast<unsigned>(typeA) <= static_cast<unsigned>(typeB);
}
} // namespace mlir::arm_sme
|
