1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
313
314
315
316
317
318
319
320
321
322
323
324
325
326
327
328
329
330
331
332
333
334
335
336
337
338
339
340
341
342
343
344
345
346
347
348
349
350
351
352
353
354
355
356
357
358
359
360
361
362
363
364
365
366
367
368
369
370
|
divert(-1)
`Macros defining some integrated circuits and connectors for LaTeX'
`A sequence of pins along the east or west side of a chip:
lg_pinseq(initial pin no, final pin no,
e|w, initial offset, pinnum_root, Labelroot, [N])'
`e.g., lg_pinseq(1,8,w)'
define(`lg_pinseq',`for_($1,$2,1,
`lg_pin( Chip.s`$3'+(0,($4+m4x)*lg_pinsep),
$6`'m4x,Pin`'eval($5`'m4x),`$3'`$7',eval($5`'m4x))') ')
define(`ic_tiny',`iflatex(`\hbox{\tiny `$1'}',ifsvg(`svg_small(`$1')',`$1'))')
define(`ic_tilde',`iflatex(`{\raisebox{-0.5ex}{\char126}}',~)')
define(`ic6116',`[ Chip: box wid_ lg_chipwd ht_ 15*lg_pinsep
lg_pin(Chip.sw_+(0,lg_pinsep),GND,Pin12,w,12)
lg_pin(Chip.sw_+(0,2*lg_pinsep),lg_bartxt(CS),Pin18,wN,18)
lg_pinseq(0,2,w,4,9+,D)
lg_pinseq(3,7,w,4,10+,D)
lg_pin(Chip.sw_+(0,13*lg_pinsep),R/lg_bartxt(W),Pin21,w,21)
lg_pin(Chip.sw_+(0,14*lg_pinsep),V`'ic_tiny(CC),Pin24,w,24)
lg_pin(Chip.se_+(0,lg_pinsep),lg_bartxt(OE),Pin20,eN,20)
lg_pinseq(0,7,e,3,8-,A)
lg_pinseq(8,9,e,3,31-,A)
lg_pin(Chip.se_+(0,13*lg_pinsep),A10,Pin19,e,19)
`$1']')
define(`ic6502',`[ Chip: box wid_ lg_chipwd ht_ 24*lg_pinsep
lg_pin(Chip.sw_+(0,lg_pinsep),V`'ic_tiny(SS),Pin21,w,21)
lg_pin(Chip.sw_+(0,2*lg_pinsep),V`'ic_tiny(SS),Pin1,w,1)
lg_pin(Chip.sw_+(0,4*lg_pinsep),R/lg_bartxt(W),Pin34,w,34)
lg_pinseq(0,7,w,6,33-,D)
lg_pin(Chip.sw_+(0,15*lg_pinsep),lg_bartxt(RESET),Pin40,wN,40)
lg_pin(Chip.sw_+(0,17*lg_pinsep),SYNC,Pin7,w,7)
lg_pin(Chip.sw_+(0,19*lg_pinsep),lg_bartxt(NMI),Pin6,wN,6)
lg_pin(Chip.sw_+(0,21*lg_pinsep),RDY,Pin2,w,2)
lg_pin(Chip.sw_+(0,22*lg_pinsep),SO,Pin38,w,38)
lg_pin(Chip.sw_+(0,23*lg_pinsep),V`'ic_tiny(CC),Pin8,w,8)
lg_pin(Chip.se_+(0,lg_pinsep),CK`'ic_tiny(1)(in),Pin39,e,39)
lg_pin(Chip.se_+(0,4*lg_pinsep),
CK`'ic_tiny(2)(out),Pin37,e,37)
lg_pinseq(0,11,e,6,9+,A)
lg_pinseq(12,15,e,6,10+,A)
lg_pin(Chip.se+(0,23*lg_pinsep),lg_bartxt(IRQ),Pin4,eN,4)
`$1']')
define(`ic6522',`[ Chip: box wid_ lg_chipwd ht_ 24*lg_pinsep
lg_pin(Chip.sw_+(0,lg_pinsep),V`'ic_tiny(SS),Pin1,w,1)
lg_pin(Chip.sw_+(0,3*lg_pinsep),CS1,Pin24,w,24)
lg_pin(Chip.sw_+(0,4*lg_pinsep),CK,Pin25,w,25)
lg_pin(Chip.sw_+(0,5*lg_pinsep),lg_bartxt(CS2),Pin23,wN,23)
lg_pin(Chip.sw_+(0,7*lg_pinsep),RS0(A0),Pin38,w,38)
lg_pin(Chip.sw_+(0,8*lg_pinsep),RS1(A1),Pin37,w,37)
lg_pin(Chip.sw_+(0,9*lg_pinsep),RS2(A2),Pin36,w,36)
lg_pin(Chip.sw_+(0,10*lg_pinsep),RS3(A3),Pin35,w,35)
lg_pinseq(0,7,w,12,33-,D)
lg_pin(Chip.sw_+(0,21*lg_pinsep),R/lg_bartxt(W),Pin22,w,22)
lg_pin(Chip.sw_+(0,22*lg_pinsep),lg_bartxt(IRQ),Pin21,wN,21)
lg_pin(Chip.sw_+(0,23*lg_pinsep),V`'ic_tiny(CC),Pin20,w,20)
lg_pinseq(0,7,e,1,10+,PB)
lg_pinseq(1,2,e,8,17+,CB)
lg_pinseq(0,7,e,12,2+,PA)
lg_pinseq(1,2,e,19,41-,CA)
lg_pin(Chip.se_+(0,23*lg_pinsep),lg_bartxt(RESET),Pin34,eN,34)
`$1']')
define(`ic74LS138',`[ Chip: box wid_ lg_chipwd ht_ 11*lg_pinsep
lg_pin(Chip.sw_+(0,lg_pinsep),GND,Pin8,w,8)
lg_pin(Chip.sw_+(0,2*lg_pinsep),lg_bartxt(G2a),Pin4,wN,4)
lg_pin(Chip.sw_+(0,3*lg_pinsep),lg_bartxt(G2b),Pin5,wN,5)
lg_pin(Chip.sw_+(0,5*lg_pinsep),A,Pin1,w,1)
lg_pin(Chip.sw_+(0,6*lg_pinsep),B,Pin2,w,2)
lg_pin(Chip.sw_+(0,7*lg_pinsep),C,Pin3,w,3)
lg_pin(Chip.sw_+(0,9*lg_pinsep),G1,Pin6,w,6)
lg_pin(Chip.sw_+(0,10*lg_pinsep),V`'ic_tiny(CC),Pin16,w,16)
lg_pinseq(0,6,e,2,15-,Y,n)
lg_pin(Chip.se_+(0,9*lg_pinsep),Y7,Pin7,eN,7)
`$1']')
define(`ic555',`[ Chip: DIP_chip_outline(8)
foreach_(`x',
`lg_pin(Chip.nw-(0,lg_pinsep*m4Lx),x,Pin`'m4Lx,w,m4Lx)',
GND, TR, OUT, RESET)
foreach_(`x',
`lg_pin(Chip.se+(0,lg_pinsep*m4Lx),x,Pin`'eval(m4Lx+4),e,eval(m4Lx+4))',
CTRL, THR, DIS, Vcc)
`$1']')
define(`ic4017',`[ Chip: DIP_chip_outline(16)
foreach_(`x',
`lg_pin(Chip.nw-(0,lg_pinsep*m4Lx),x,Pin`'m4Lx,w,m4Lx)',
PL, Q3, I3, I0, CLE, Q0, TC, GND)
foreach_(`x',
`lg_pin(Chip.se+(0,lg_pinsep*m4Lx),x,Pin`'eval(m4Lx+8),e,eval(m4Lx+8))',
MR, U/D, Q1, I1, I2, Q2, CLK, Vcc)
`$1']')
define(`ic4510',`[ Chip: DIP_chip_outline(16)
foreach_(`x',
`lg_pin(Chip.nw-(0,lg_pinsep*m4Lx),x,Pin`'m4Lx,w,m4Lx)',
PL, Q3, I3, I0, CLE, Q0, TC, GND)
foreach_(`x',
`lg_pin(Chip.se+(0,lg_pinsep*m4Lx),x,Pin`'eval(m4Lx+8),e,eval(m4Lx+8))',
MR, U/D, Q1, I1, I2, Q2, CLK, Vcc)
`$1']')
define(`icVS1053',`[ Chip: DIP_chip_outline(32)
foreach_(`x',
`lg_pin(Chip.nw-(0,lg_pinsep*m4Lx),x,Pin`'m4Lx,w,m4Lx)',
LOUT,ROUT,GBUF,AGND,AGND,DREG,Vcc,3V3,GND,MISO,MOSI,sclk,RST,CS,DCS,DCS)
foreach_(`x',
`lg_pin(Chip.se+(0,lg_pinsep*m4Lx),x,Pin`'eval(m4Lx+16),e,eval(m4Lx+16))',
SDCD,RX,TX,7,6,5,4,3,2,1,0,GND,3V3,AGND,MIC`$-$',MIC`$+$')
`$1']')
`ArduinoUno( wid,ht,pinlen )'
define(`ArduinoUno',`[
define(`m4bwid',`ifelse(`$1',,`24*L_unit',`$1')')dnl
define(`m4bht',`ifelse(`$2',,`20*lg_pinsep',`$2')')dnl
#
Connector: box wid m4bwid ht m4bht
#
m4pl = ifelse(`$3',,`2*L_unit',`$3')
#
foreach_(`x',`ifelse(x,nul,,
`Pin`'eval(5+m4Lx): line left_ m4pl from Connector.nw-(0,(5+m4Lx)*lg_pinsep)
{ "x" ljust at last line.start }')',
IOREF, RESET,$+${3}V3,$+${5}V, GND, GND, VIN,
nul, A0, A1, A2, A3, A4, A5)
#
foreach_(`x',`ifelse(x,nul,,
`Pin`'eval(22-m4Lx): line right_ m4pl from Connector.ne-(0,m4Lx*lg_pinsep)
{ "x" rjust at last line.start }')',
SCL, SDA, AREF, GND, D13, D12, ic_tilde`'D11, ic_tilde`'D10, ic_tilde`'D9, D8,
nul, D7, ic_tilde`'D6, ic_tilde`'D5, D4, ic_tilde`'D3, D2, TX D1, RX D0)
#
`$4'] ')
`ArduinoLeonardo( wid,ht,pinlen )'
define(`ArduinoLeonardo',`[
define(`m4bwid',`ifelse(`$1',,`24*L_unit',`$1')')dnl
define(`m4bht',`ifelse(`$2',,`20*lg_pinsep',`$2')')dnl
#
Connector: box wid m4bwid ht m4bht
#
m4pl = ifelse(`$3',,`2*L_unit',`$3')
#
foreach_(`x',`ifelse(x,nul,,
`Pin`'eval(5+m4Lx): line left_ m4pl from Connector.nw-(0,(5+m4Lx)*lg_pinsep)
{ "x" ljust at last line.start }')',
IOREF, RESET,$+${3}V3,$+${5}V, GND, GND, VIN,
nul, A0, A1, A2, A3, A4, A5)
#
foreach_(`x',`ifelse(x,nul,,
`Pin`'eval(22-m4Lx): line right_ m4pl from Connector.ne-(0,m4Lx*lg_pinsep)
{ "x" rjust at last line.start }')',
SCL, SDA, AREF, GND,
ic_tilde`'D13, D12, ic_tilde`'D11, ic_tilde`'D10, ic_tilde`'D9, D8,
nul, D7, ic_tilde`'D6, ic_tilde`'D5, D4, ic_tilde`'D3, D2, TX D1, RX D0)
#
`$4'] ') # `ArduinoLeonardo'
`RPi( wid,ht,pinlen )' # Raspberry Pi connector
define(`RPi',`[
define(`m4bwid',`ifelse(`$1',,`34*L_unit',`$1')')dnl
define(`m4bht',`ifelse(`$2',,`21*lg_pinsep',`$2')')dnl
#
GPIO: box wid m4bwid ht m4bht
m4pl = ifelse(`$3',,`6*L_unit',`$3')
#
define A_LeftGPIO { dnl pin downcount, internal label , pin no above line
exec sprintf("Pin%g: line left_ m4pl from GPIO.nw-(0,%g)",\
2*(`$'1)-1,(`$'1)*lg_pinsep)
{ "`$'3" ljust at last line.start }
"`$'2" at last line.c above }
#
foreach_(`x',`ifelse(x,nul,,`A_LeftGPIO(m4Lx,patsubst(x,;,`,'))')',
;3V3,
2;SDA1, 3;SCL1, 4;GPIO\_GCLK,
;GND,
17;GPIO\_GEN0, 27;GPIO\_GEN2, 22;GPIO\_GEN3,
;3V3,
10;SPI\_MOSI, 9;SPI\_MISO, 11;SPI\_SCLK,
;GND,
;ID\_SD,
5;, 6;, 13;, 19;, 26;,
;GND )
#
define A_RightGPIO { dnl pin downcount, internal label , pin no above line
exec sprintf("Pin%g: line right_ m4pl from GPIO.ne-(0,%g)",\
2*(`$'1),(`$'1)*lg_pinsep)
{ "`$'3" rjust at last line.start }
"`$'2" at last line.c above }
#
foreach_(`x',`ifelse(x,nul,,`A_RightGPIO(m4Lx,patsubst(x,;,`,'))')',
;5V,
;5V,
;GND,
14;TXD0, 15;RXD0, 18;GPIO\_GEN1,
;GND,
23;GPIO\_GEN4, 24;GPIO\_GEN5,
;GND,
25;GPIO\_GEN6, 8;SPI\_CEO\_N, 7;SPI\_CE1\_N,
;ID\_SC,
;GND,
12;,
;GND,
16;, 20;, 21; )
#
`$4'] ') # `RPi'
`USB_C_Socket( wid, ht, pinlen )'
define(`USB_C_Socket',`[
define(`m4bwid',`ifelse(`$1',,`18*L_unit',`$1')')dnl
define(`m4bht',`ifelse(`$2',,`14*lg_pinsep',`$2')')dnl
#
Base: box wid m4bwid ht m4bht rad 5/3*lg_pinsep
m4pl = ifelse(`$3',,`6*L_unit',`$3')
#
foreach_(`x',
`B`'eval(13-m4Lx): dnl
line left_ m4pl from Base.n-(m4bwid/2,(m4Lx+0.5)*lg_pinsep)
{"x" ljust at last line.start}',
GND, RX1`$+$', RX1`$-$', VBUS, SBU2, D`$-$', D`$+$', CC2, VBUS, TX2`$-$',
TX2`$+$', GND)
#
foreach_(`x',
`A`'m4Lx: line right_ m4pl from Base.n+(m4bwid/2,-(m4Lx+0.5)*lg_pinsep)
{"x" rjust at last line.start}',
GND, TX1`$+$', TX1`$-$', VBUS, CC1, D`$+$', D`$-$', SBU1, VBUS, RX2`$-$',
RX2`$+$', GND)
#
`$4']')
`HDMI_micro( wid, ht, pinlen )'
define(`HDMI_micro',`[
define(`m4bwid',`ifelse(`$1',,`16*L_unit',`$1')')dnl
define(`m4bht',`ifelse(`$2',,`20*lg_pinsep+m4bwid*2/3',`$2')')dnl
#
Base:[line up m4bht/2 then right m4bwid*2/3 \
then right m4bwid/3 down m4bwid/3 \
then down m4bht-2*m4bwid/3 then down m4bwid/3 left m4bwid/3 \
then left m4bwid*2/3 then to Here]
m4pl = ifelse(`$3',,`6*L_unit',`$3')
#
foreach_(`x',
`Pin`'m4Lx: line left_ m4pl from Base.nw-(0,m4bwid/3+m4Lx*lg_pinsep)
{"x" ljust at last line.start}
"m4Lx" at last line.c above',
HPD, UTILITY, D2`$+$', D2\_SH, D2`$-$', D1`$+$', D1\_SH, D1`$-$',
D0`$+$', D0\_SH, D0`$-$', CLK`$+$', CLK\_SH, CLK`$-$',
CEC, GND, SCL, SDA,$+${5}V)
line from Base.nw+(m4bwid*2/3-lg_pinsep,0) up m4pl
r_text(,21,at last line.c+(-5bp__,0))
r_text(,SH2,at last line.start + (0,-10bp__))
line from Base.nw+(m4bwid*2/3-2*lg_pinsep,0) up m4pl
r_text(,20,at last line.c+(-5bp__,0))
r_text(,SH1,at last line.start + (0,-10bp__))
line from Base.sw+(m4bwid*2/3-lg_pinsep,0) down m4pl
r_text(,23,at last line.c+(-5bp__,0))
r_text(,SH4,at last line.start + (0, 10bp__))
line from Base.sw+(m4bwid*2/3-2*lg_pinsep,0) down m4pl
r_text(,22,at last line.c+(-5bp__,0))
r_text(,SH3,at last line.start + (0, 10bp__))
#
`$4']')
`DIP_chip_outline( pin count, wid )'
define(`DIP_chip_outline',
`[ define(`m4pinct',`ifelse(`$1',,16,`$1')')dnl
define(`m4chgw',`ifelse(`$2',,(18*L_unit),`$2')')dnl
Chip: box invis wid m4chgw ht lg_pinsep*eval((m4pinct)/2+1)
arcd(Chip.n, lg_pinsep/2, 180, 360)
{ line to Chip.ne chop -linewid bp__/2 }
{ line from last arc.start to Chip.nw chop -linewid bp__/2 }
line from Chip.nw to Chip.sw then to Chip.se then to Chip.ne
`$3']')
`DIP( pin count, attributes)
Dual in-line package
attributes=semicolon-separated list of optional terms:
bodywid=expr; (default 0.25 = 5*L_unit )
bodylen=expr; (default pin count/2 x pinpitch)
pinpitch=expr; (default 0.1)
pinwid=expr; (default 0.06)
pinlen=expr; (default 0.05)
direct=U|D|L|R;(default U for up)
type=I|Q; (default I for uniform-length pins;
Q: staggered) '
define(`DIP',`[ pinct= ifelse(`$1',,8,`$1')
setkeys_(`$2',
bodywid: 5*L_unit;
bodylen: m4pinpitch*int(pinct/2+0.5);
pinpitch:2*L_unit;
pinwid: 1.2*L_unit;
pinlen: L_unit;
direct:U:N;
type:I:N)
setdir_(m4direct,U)
Body: box ht_ m4bodywid wid_ m4bodylen
arcs = ifelse(m4_dir_,right,90,m4_dir_,up,180,m4_dir_,left,270,0)
arcd(Body.e_, 0.1/2, arcs,arcs+180)
np2 = int(pinct/2+0.5)
define(`m4bxht',`m4pinlen ifelse(m4type,Q,`*(1+(i%%2))')')dnl
for i=0 to np2-1 do {
exec sprintf("Pin%g: box ht_ m4bxht wid_ m4pinwid \
with .s_ at (i+0.5)/np2 between Body.ne_ and Body.nw_",i+1) }
for i=np2+1 to pinct do {
exec sprintf("Pin%g: box ht_ m4bxht wid_ m4pinwid \
with .n_ at (i-np2-0.5)/(pinct-np2) between Body.sw_ and Body.se_",i) }
`$3'; resetdir_
popdef(`m4bodywid',`m4bodylen',`m4pinpitch',`m4pinwid',`m4pinlen',`m4direct',
`m4type') ]'))
`There is more than one way to draw an IC and
label its pins; here is one:'
`LT3724( keys ) IC in a [] block
keys: pinsep=expr; (0.25)
pincount=expr; (8 per side)
hght=expr; ((pincount+1)*pinsep)
wdth=expr; (0.6*hght)'
`8 pins per side; pin labels
VIN, SHDN, CSS, BURST_EN, VFB, VC, SYNC, FSET,
SGND, SENSEM, SENSEP, PGND, VCC, SW, TG, BOOST'
define(`LT3724',`[ pushkeys_(`$1',`pinsep:0.25; pincount:8;
hght:(m4`'m4pincount+1)*m4`'pinsep; wdth:0.6*m4`'hght')dnl
Chip: box wid wdth ht hght shaded rgbstring(.94,.68,.76) "`LT3724'"
foreach_(`m4hx',`ifelse(m4hx,nil,,
`patsubst(m4hx,^[^:]*:): Chip.nw-(0,m4Lx*hght/(m4pincount+1))
"patsubst(m4hx,:.*)" ljust at Chip.nw-(0,m4Lx*hght/(m4pincount+1))')',
V$_{\hbox{\tiny IN}}$:VIN, SHDN, C$_{\hbox{\tiny SS}}$:CSS,
BURST\_EN:BURST_EN, V$_{\hbox{\tiny FB}}$:VFB, V$_{\hbox{\tiny C}}$:VC, SYNC,
f$_{\hbox{\tiny SET}}$:FSET)
line right_ 23bp__ from SHDN+(textoffset,textht/2+4bp__)
foreach_(`m4hx',`ifelse(m4hx,nil,,
`patsubst(m4hx,^[^:]*:): Chip.se+(0,m4Lx*hght/(m4pincount+1))
"patsubst(m4hx,:.*)" rjust at Chip.se+(0,m4Lx*hght/(m4pincount+1))')',
SGND, SENSE$^-$:SENSEM, SENSE$^+$:SENSEP, PGND,
V$_{\hbox{\tiny CC}}$:VCC, SW, TG, BOOST)
`$2' popdef(`m4pinsep',`m4pincount',`m4hght',`m4wdth') ]')
`Here is another way to draw an IC and
label its pins:'
`LT3757( keys ) IC in a [] block
keys: pinsep=expr; (0.25)
pincount=expr; (8 per side)
hght=expr; ((pincount+1)*pinsep)
wdth=expr; (0.6*hght)'
`8 pins per side; pin labels
top: VIN; left: SHU, SYNC, RT, SS;
right: GATE, SENSE, FBX;
bottom: VC, GND, INTVCC'
define(`LT3757',`[ pushkeys_(`$1',`pinsep:0.25; pincount:8;
hght:(m4`'pincount+1)*m4`'pinsep; wdth:0.6*m4`'hght')dnl
Chip: box wid wdth ht hght shaded rgbstring(0.65,0.52,0.325) "`LT3757'" above
VIN: Chip.n; "$V_{\hbox{\tiny IN}}$" at VIN below
foreach_(`LL',`m43757label(nw,sw,ljust, m4pincount, patsubst(LL,:,`,'))',
SHU:2:"SHDN/UVLO", SYNC:5, RT:7, SS:8)
line right_ 21bp__ from SHU+(textoffset,4bp__)
foreach_(`LL',`m43757label(se,ne,rjust, m4pincount,
patsubst(LL,:,`,'))', FBX:1, SENSE:3, GATE:5)
foreach_(`LL',`m43757label(sw,se,+(0,textht/3) above, m4pincount,
patsubst(LL,:,`,'))',
VC:1.5:"V$_{\hbox{\tiny C}}$", GND:5, INTVCC:7.5:"INTV$_{\hbox{\tiny CC}}$")
`$2' popdef(`m4pinsep',`m4pincount',`m4hght',`m4wdth') ]')
define(`m43757label',``$5': `$6'/(`$4'+1) between Chip.`$1' and Chip.`$2'
ifelse(`$7',,"`$5'",`$7') at `$5' `$3'')
divert(0)dnl
|
