File: README.fsl-esdhc

package info (click to toggle)
u-boot 2016.11%2Bdfsg1-4
  • links: PTS, VCS
  • area: main
  • in suites: stretch
  • size: 104,408 kB
  • ctags: 428,706
  • sloc: ansic: 1,260,674; asm: 33,807; python: 10,106; perl: 8,014; makefile: 7,111; sh: 1,975; cpp: 1,829; yacc: 604; lex: 363; tcl: 28; sed: 24; awk: 6
file content (24 lines) | stat: -rw-r--r-- 926 bytes parent folder | download
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
Freescale esdhc-specific options

	- CONFIG_FSL_ESDHC_ADAPTER_IDENT
		Support Freescale adapter card type identification. This is implemented by
		operating Qixis FPGA relevant registers. The STAT_PRES1 register has SDHC
		Card ID[0:2] bits showing the type of card installed in the SDHC Adapter Slot.

		SDHC Card ID[0:2]	Adapter Card Type
		0b000			reserved
		0b001			eMMC Card Rev4.5
		0b010			SD/MMC Legacy Card
		0b011			eMMC Card Rev4.4
		0b100			reserved
		0b101			MMC Card
		0b110			SD Card Rev2.0/3.0
		0b111			No card is present
	- CONFIG_SYS_FSL_ESDHC_LE
		ESDHC IP is in little-endian mode. Accessing ESDHC registers can be
		determined by ESDHC IP's endian mode or processor's endian mode.
	- CONFIG_SYS_FSL_ESDHC_BE
		ESDHC IP is in big-endian mode. Accessing ESDHC registers can be determined
		by ESDHC IP's endian mode or processor's endian mode.

	- CONFIG_SYS_FSL_ESDHC_FORCE_VSELECT forces to run at 1.8V.