1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
|
#ifndef DT_BINDINGS_RK3368_DMC_H
#define DT_BINDINGS_RK3368_DMC_H
#define DMC_MSCH_CBDR 0x0
#define DMC_MSCH_CBRD 0x1
#define DMC_MSCH_CRBD 0x2
#define DDR3_800D 0
#define DDR3_800E 1
#define DDR3_1066E 2
#define DDR3_1066F 3
#define DDR3_1066G 4
#define DDR3_1333F 5
#define DDR3_1333G 6
#define DDR3_1333H 7
#define DDR3_1333J 8
#define DDR3_1600G 9
#define DDR3_1600H 10
#define DDR3_1600J 11
#define DDR3_1600K 12
#define DDR3_1866J 13
#define DDR3_1866K 14
#define DDR3_1866L 15
#define DDR3_1866M 16
#define DDR3_2133K 17
#define DDR3_2133L 18
#define DDR3_2133M 19
#define DDR3_2133N 20
#endif
|
