1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
|
/* SPDX-License-Identifier: GPL-2.0 */
/*
* Copyright (C) 2022 MediaTek Inc. All rights reserved.
*
* Author: Weijie Gao <weijie.gao@mediatek.com>
*/
#ifndef _DT_BINDINGS_MT7621_RESET_H_
#define _DT_BINDINGS_MT7621_RESET_H_
#define RST_PPE 31
#define RST_SDXC 30
#define RST_CRYPTO 29
#define RST_AUX_STCK 28
#define RST_PCIE2 26
#define RST_PCIE1 25
#define RST_PCIE0 24
#define RST_GMAC 23
#define RST_UART3 21
#define RST_UART2 20
#define RST_UART1 19
#define RST_SPI 18
#define RST_I2S 17
#define RST_I2C 16
#define RST_NFI 15
#define RST_GDMA 14
#define RST_PIO 13
#define RST_PCM 11
#define RST_MC 10
#define RST_INTC 9
#define RST_TIMER 8
#define RST_SPDIFTX 7
#define RST_FE 6
#define RST_HSDMA 5
#define RST_MCM 2
#define RST_SYS 0
#endif /* _DT_BINDINGS_MT7621_RESET_H_ */
|
