1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23
|
Area Reduction
==============
Reduce one or both stages of dec/interp to max rate of 8 instead of 16
Optimize CICs to minimize registers
Reduce width of RX CORDIC
Fix CORDIC wasted logic cells from bad synthesis
Progressively narrow x,y,z on CORDIC
16-bit wide FIFOs, split IQ/channels on other side (?)
Enhancements
============
Halfband filter in Spartan 3
Muxing of inputs
Switch over to newfc
RAM interface?
Other
=====
Capture/Transmit straight samples (no DUC/DDC)
|