File: build_e300.tcl

package info (click to toggle)
uhd 3.13.1.0-3
  • links: PTS, VCS
  • area: main
  • in suites: buster
  • size: 207,120 kB
  • sloc: cpp: 167,245; ansic: 86,841; vhdl: 53,420; python: 40,839; xml: 13,167; tcl: 5,688; makefile: 2,167; sh: 1,719; pascal: 230; csh: 94; asm: 20; perl: 11
file content (37 lines) | stat: -rw-r--r-- 1,519 bytes parent folder | download
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
#
# Copyright 2014-2015 Ettus Research
#

source $::env(VIV_TOOLS_DIR)/scripts/viv_utils.tcl
source $::env(VIV_TOOLS_DIR)/scripts/viv_strategies.tcl

# STEP#1: Create project, add sources, refresh IP
vivado_utils::initialize_project

# STEP#2: Run synthesis 
vivado_utils::synthesize_design -directive AreaOptimized_high
vivado_utils::generate_post_synth_reports

# STEP#3: Run implementation strategy
set e3xx_strategy [dict create]
dict set e3xx_strategy "opt_design.is_enabled"                   1
dict set e3xx_strategy "opt_design.directive"                    "NoBramPowerOpt"
dict set e3xx_strategy "post_opt_power_opt_design.is_enabled"    0
dict set e3xx_strategy "place_design.directive"                  "ExtraNetDelay_high"
dict set e3xx_strategy "post_place_power_opt_design.is_enabled"  0
dict set e3xx_strategy "post_place_phys_opt_design.is_enabled"   1
dict set e3xx_strategy "post_place_phys_opt_design.directive"    "AggressiveExplore"
dict set e3xx_strategy "route_design.directive"                  "Explore"
dict set e3xx_strategy "route_design.more_options"               "-tns_cleanup"
dict set e3xx_strategy "post_route_phys_opt_design.is_enabled"   1
dict set e3xx_strategy "post_route_phys_opt_design.directive"    "Explore"
vivado_strategies::implement_design $e3xx_strategy

# STEP#4: Generate reports
vivado_utils::generate_post_route_reports

# STEP#5: Generate a bitstream, netlist and debug probes
vivado_utils::write_implementation_outputs

# Cleanup
vivado_utils::close_batch_project