File: catcap_tb.build

package info (click to toggle)
uhd 3.13.1.0-3
  • links: PTS, VCS
  • area: main
  • in suites: buster
  • size: 207,120 kB
  • sloc: cpp: 167,245; ansic: 86,841; vhdl: 53,420; python: 40,839; xml: 13,167; tcl: 5,688; makefile: 2,167; sh: 1,719; pascal: 230; csh: 94; asm: 20; perl: 11
file content (21 lines) | stat: -rwxr-xr-x 411 bytes parent folder | download | duplicates (7) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
 

#!/bin/sh

rm -rf isim* 
rm -rf catcap_tb
rm -rf fuse*
\
#     --sourcelibdir ../../models \

vlogcomp \
    --sourcelibext .v \
    --sourcelibdir ../../../top/e300/coregen \
    --sourcelibdir ../../control_lib \
    --sourcelibdir ../../../top/e300/ \
    --sourcelibdir $XILINX/verilog/src \
    --sourcelibdir $XILINX/verilog/src/unisims \
    --work work \
    catcap_tb.v

 
fuse -o catcap_tb catcap_tb