File: n230_fpga_common.v

package info (click to toggle)
uhd 3.13.1.0-3
  • links: PTS, VCS
  • area: main
  • in suites: buster
  • size: 207,120 kB
  • sloc: cpp: 167,245; ansic: 86,841; vhdl: 53,420; python: 40,839; xml: 13,167; tcl: 5,688; makefile: 2,167; sh: 1,719; pascal: 230; csh: 94; asm: 20; perl: 11
file content (70 lines) | stat: -rw-r--r-- 2,449 bytes parent folder | download | duplicates (2)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
//
// Copyright 2014-2016 Ettus Research LLC
// Copyright 2015 Ettus Research, a National Instruments Company
//
// SPDX-License-Identifier: LGPL-3.0-or-later
//
/*******************************************************************
 * Seting Register Base addresses
 *******************************************************************/
localparam SR_CORE_RADIO_CONTROL = 8'd3;
localparam SR_CORE_LOOPBACK  = 8'd4;
localparam SR_CORE_BIST1     = 8'd5;
localparam SR_CORE_BIST2     = 8'd6;
localparam SR_CORE_SPI       = 8'd8;
localparam SR_CORE_MISC      = 8'd16;
localparam SR_CORE_DATA_DELAY = 8'd17;
localparam SR_CORE_CLK_DELAY = 8'd18;
localparam SR_CORE_COMPAT    = 8'd24;
localparam SR_CORE_READBACK  = 8'd32;
localparam SR_CORE_GPSDO_ST  = 8'd40;
localparam SR_CORE_PPS_SEL   = 8'd48;
localparam SR_CORE_MS0_GPIO  = 8'd50;
localparam SR_CORE_MS1_GPIO  = 8'd58;

localparam SR_ZPU_SW_RST     = 8'd00;
localparam SR_ZPU_BOOT_DONE  = 8'd01;
localparam SR_ZPU_LEDS       = 8'd02;
localparam SR_ZPU_DEBUG      = 8'd03;
localparam SR_ZPU_XB_LOCAL   = 8'd04;
localparam SR_ZPU_JESD204_TEST = 8'd05;
localparam SR_ZPU_SFP_CTRL0  = 8'd16;
localparam SR_ZPU_SFP_CTRL1  = 8'd17;
localparam SR_ZPU_ETHINT0    = 8'd64;
localparam SR_ZPU_ETHINT1    = 8'd80;

/*******************************************************************
 * Readback addresses
 *******************************************************************/
localparam RB_CORE_SIGNATURE = 3'd0;
localparam RB_CORE_SPI       = 3'd1;
localparam RB_CORE_STATUS    = 3'd2;
localparam RB_CORE_BIST      = 3'd3;
localparam RB_CORE_GIT_HASH  = 3'd4;
localparam RB_CORE_MS0_GPIO  = 3'd5;
localparam RB_CORE_MS1_GPIO  = 3'd6;

localparam RB_ZPU_COMPAT      = 8'd0;
localparam RB_ZPU_COUNTER     = 8'd1;
localparam RB_ZPU_SFP_STATUS0 = 8'd2;
localparam RB_ZPU_SFP_STATUS1 = 8'd3;
localparam RB_ZPU_GIT_HASH    = 8'd4;
//localparam RB_ZPU_UNCLAIMED = 8'd5;
localparam RB_ZPU_ETH0_PKT_CNT = 8'd6;
localparam RB_ZPU_ETH1_PKT_CNT = 8'd7;


/*******************************************************************
 * Build Compatability Numbers
 *******************************************************************/
localparam PRODUCT_ID = 8'h01;
`ifdef SAFE_IMAGE
   // Decrement safe image compat number
   localparam COMPAT_MAJOR = 8'hEF;
   localparam COMPAT_MINOR = 16'hFFFF;
`else
   // Increment non-safe image compat number
   localparam COMPAT_MAJOR = 8'h21;
   localparam COMPAT_MINOR = 16'h0000;
`endif