File: cvita_to_axis.v

package info (click to toggle)
uhd 3.15.0.0-4
  • links: PTS, VCS
  • area: main
  • in suites: bullseye
  • size: 202,252 kB
  • sloc: cpp: 182,756; ansic: 94,109; vhdl: 53,420; python: 45,849; xml: 12,956; tcl: 7,046; makefile: 2,248; sh: 1,741; pascal: 230; javascript: 120; csh: 94; asm: 20; perl: 11
file content (32 lines) | stat: -rw-r--r-- 721 bytes parent folder | download | duplicates (5)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
//
// Copyright 2017 Ettus Research, a National Instruments Company
//
// SPDX-License-Identifier: LGPL-3.0-or-later
//
`default_nettype none

module cvita_to_axis
(
	input wire           clk,

	input wire [63:0]    i_tdata,
        input wire           i_tlast,
        input wire           i_tvalid,
        output wire          i_tready,

	output wire [63:0]   m_axis_tdata,
        output wire          m_axis_tlast,
        output wire          m_axis_tvalid,
        input wire           m_axis_tready
);

	assign i_tready = m_axis_tready;

	assign m_axis_tdata = {i_tdata[31:0], i_tdata[63:32]};
	assign m_axis_tlast = i_tlast;
	assign m_axis_tvalid = i_tvalid;

endmodule // cvita_to_axis

`default_nettype wire