1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
|
//
// Copyright 2011 Ettus Research LLC
// Copyright 2018 Ettus Research, a National Instruments Company
//
// SPDX-License-Identifier: LGPL-3.0-or-later
//
task SendFlowCtrl;
input [15:0] fc_len;
begin
$display("Sending Flow Control, quanta = %d, time = %d", fc_len,$time);
pause_time <= fc_len;
@(posedge clk);
pause_req <= 1;
@(posedge clk);
pause_req <= 0;
$display("Sent Flow Control");
end
endtask // SendFlowCtrl
task SendPacket2MAC;
input tx_clk;
input [7:0] data_start;
input [31:0] data_len;
output [7:0] tx_data;
output tx_valid;
output tx_error;
input tx_ack;
reg [15:0] count;
begin
$display("Sending Packet Len=%d, %d", data_len, $time);
count <= 1;
tx_data <= data_start;
tx_error <= 0;
tx_valid <= 1;
while(~tx_ack)
@(posedge tx_clk);
$display("Packet Accepted, %d", $time);
while(count < data_len)
begin
tx_data <= tx_data + 1;
count <= count + 1;
@(posedge clk);
end
tx_valid <= 0;
@(posedge tx_clk);
end
endtask // SendPacket2MAC
task SendPacket_to_ll8;
input [7:0] data_start;
input [15:0] data_len;
// output [7:0] tx_data;
// output tx_sof;
// output tx_eof;
// output tx_src_rdy;
// input tx_dst_rdy;
reg [15:0] count;
begin
$display("Sending Packet Len=%d, %d", data_len, $time);
count <= 2;
tx_ll_data2 <= data_start;
tx_ll_src_rdy2 <= 1;
tx_ll_sof2 <= 1;
tx_ll_eof2 <= 0;
#1;
while(count < data_len)
begin
while(~tx_ll_dst_rdy2)
@(posedge clk);
@(posedge clk);
tx_ll_data2 = tx_ll_data2 + 1;
count = count + 1;
tx_ll_sof2 <= 0;
end
tx_ll_eof2 <= 1;
while(~tx_ll_dst_rdy2)
@(posedge clk);
@(posedge clk);
tx_ll_src_rdy2 <= 0;
end
endtask // SendPacket_to_ll8
task SendPacketFromFile;
input clk;
input [31:0] data_len;
output [7:0] tx_data;
output tx_valid;
output tx_error;
input tx_ack;
reg [15:0] count;
begin
$display("Sending Packet From File Len=%d, %d",data_len,$time);
$readmemh("test_packet.mem",pkt_rom );
count = 0;
tx_data = pkt_rom[count];
tx_error = 0;
tx_valid = 1;
while(~tx_ack)
@(posedge clk);
$display("Packet Accepted, %d",$time);
count = 1;
while(count < data_len)
begin
tx_data = pkt_rom[count];
count = count + 1;
@(posedge clk);
end
tx_valid <= 0;
@(posedge clk);
end
endtask // SendPacketFromFile
task Waiter;
input [31:0] wait_length;
begin
tx_ll_src_rdy2 <= 0;
repeat(wait_length)
@(posedge clk);
tx_ll_src_rdy2 <= 1;
end
endtask // Waiter
task SendPacketFromFile_ll8;
input [31:0] data_len;
input [31:0] wait_length;
input [31:0] wait_time;
integer count;
begin
$display("Sending Packet From File to LL8 Len=%d, %d",data_len,$time);
$readmemh("test_packet.mem",pkt_rom );
while(~tx_ll_dst_rdy2)
@(posedge clk);
tx_ll_data2 <= pkt_rom[0];
tx_ll_src_rdy2 <= 1;
tx_ll_sof2 <= 1;
tx_ll_eof2 <= 0;
@(posedge clk);
for(i=1;i<data_len-1;i=i+1)
begin
while(~tx_ll_dst_rdy2)
@(posedge clk);
tx_ll_data2 <= pkt_rom[i];
tx_ll_sof2 <= 0;
@(posedge clk);
if(i==wait_time)
Waiter(wait_length);
end
while(~tx_ll_dst_rdy2)
@(posedge clk);
tx_ll_eof2 <= 1;
tx_ll_data2 <= pkt_rom[data_len-1];
@(posedge clk);
tx_ll_src_rdy2 <= 0;
end
endtask // SendPacketFromFile_ll8
|
