File: chipscope_ila.ncf

package info (click to toggle)
uhd 3.15.0.0-4
  • links: PTS, VCS
  • area: main
  • in suites: bullseye
  • size: 202,252 kB
  • sloc: cpp: 182,756; ansic: 94,109; vhdl: 53,420; python: 45,849; xml: 12,956; tcl: 7,046; makefile: 2,248; sh: 1,741; pascal: 230; javascript: 120; csh: 94; asm: 20; perl: 11
file content (15 lines) | stat: -rw-r--r-- 369 bytes parent folder | download | duplicates (9) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
 
#
# Clock constraints
#
NET "CLK" TNM_NET = D_CLK ;
INST "U0/*/U_STAT/U_DIRTY_LDC" TNM = D2_CLK;
TIMESPEC TS_D2_TO_T2 = FROM D2_CLK TO "FFS" TIG;
TIMESPEC TS_J2_TO_D2 = FROM "FFS" TO D2_CLK TIG;
TIMESPEC TS_J3_TO_D2 = FROM "FFS" TO D2_CLK TIG;
TIMESPEC TS_J4_TO_D2 = FROM "FFS" TO D2_CLK TIG;

#
# Input keep/save net constraints
#
NET "TRIG0<*" S;
NET "TRIG0<*" KEEP;