File: build_n230.tcl

package info (click to toggle)
uhd 3.15.0.0-4
  • links: PTS, VCS
  • area: main
  • in suites: bullseye
  • size: 202,252 kB
  • sloc: cpp: 182,756; ansic: 94,109; vhdl: 53,420; python: 45,849; xml: 12,956; tcl: 7,046; makefile: 2,248; sh: 1,741; pascal: 230; javascript: 120; csh: 94; asm: 20; perl: 11
file content (46 lines) | stat: -rw-r--r-- 1,470 bytes parent folder | download | duplicates (4)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
#
# Copyright 2014-2015 Ettus Research
#

source $::env(VIV_TOOLS_DIR)/scripts/viv_utils.tcl
source $::env(VIV_TOOLS_DIR)/scripts/viv_strategies.tcl

set safe_image $env(SAFE_MODE)

# STEP#1: Create project, add sources, refresh IP
vivado_utils::initialize_project

# STEP#2: Run synthesis 
vivado_utils::synthesize_design
vivado_utils::generate_post_synth_reports

# STEP#3: Run implementation strategy
vivado_strategies::implement_design [vivado_strategies::get_impl_preset "Default"]

# STEP#4: Generate reports
vivado_utils::generate_post_route_reports

# STEP#5: Generate a bitstream, netlist and debug probes

set_property BITSTREAM.CONFIG.CONFIGRATE 33 [get_designs *]

# Multiboot settings
set_property BITSTREAM.CONFIG.CONFIGFALLBACK Enable [get_designs *]
#0xBEBC1 = 4s for a 50MHz clock divided down by 256. Each clock tick is 5120ns
set_property BITSTREAM.CONFIG.TIMER_CFG 0xBEBC1 [get_designs *]

if {$safe_image} {
    # Settings for SAFE Image Only
    set_property BITSTREAM.CONFIG.NEXT_CONFIG_ADDR 0x400000 [get_designs *]
    set_property BITSTREAM.CONFIG.NEXT_CONFIG_REBOOT Enable [get_designs *]
    set_property BITSTREAM.CONFIG.USERID 0x5AFE0000 [get_designs *]
} else {
    # Settings for PRODUCTION Image Only
    set_property BITSTREAM.CONFIG.NEXT_CONFIG_REBOOT Disable [get_designs *]
    set_property BITSTREAM.CONFIG.USERID 0xFFFF0000 [get_designs *]
}

vivado_utils::write_implementation_outputs

# Cleanup
vivado_utils::close_batch_project