File: ram64.v

package info (click to toggle)
uhd 3.4.2-1
  • links: PTS, VCS
  • area: main
  • in suites: wheezy
  • size: 24,884 kB
  • sloc: ansic: 42,241; cpp: 26,482; python: 4,508; vhdl: 4,423; makefile: 451; tcl: 359; pascal: 230; sh: 118; csh: 94; perl: 11
file content (16 lines) | stat: -rw-r--r-- 355 bytes parent folder | download | duplicates (11) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
 


module ram64 (input clock, input write, 
	      input [5:0] wr_addr, input [15:0] wr_data,
	      input [5:0] rd_addr, output reg [15:0] rd_data);

   reg [15:0] 		ram_array [0:63];

   always @(posedge clock)
     rd_data <= #1 ram_array[rd_addr];

   always @(posedge clock)
     if(write)
       ram_array[wr_addr] <= #1 wr_data;

endmodule // ram64