File: ram.v

package info (click to toggle)
uhd 3.7.2-1%2Bbpo70%2B1
  • links: PTS
  • area: main
  • in suites: wheezy-backports
  • size: 491,920 kB
  • sloc: ansic: 51,090; cpp: 42,636; xml: 19,627; vhdl: 14,556; tcl: 6,633; python: 5,870; ada: 2,760; sh: 2,533; makefile: 610; pascal: 230; csh: 224; perl: 11
file content (16 lines) | stat: -rw-r--r-- 347 bytes parent folder | download | duplicates (12) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
 


module ram (input clock, input write, 
	    input [4:0] wr_addr, input [15:0] wr_data,
	    input [4:0] rd_addr, output reg [15:0] rd_data);

   reg [15:0] 		ram_array [0:31];

   always @(posedge clock)
     rd_data <= #1 ram_array[rd_addr];

   always @(posedge clock)
     if(write)
       ram_array[wr_addr] <= #1 wr_data;

endmodule // ram