File: ext_fifo_tb.cmd

package info (click to toggle)
uhd 3.7.3-1
  • links: PTS
  • area: main
  • in suites: jessie, jessie-kfreebsd
  • size: 456,376 kB
  • ctags: 89,637
  • sloc: ansic: 51,090; cpp: 42,755; xml: 19,627; vhdl: 12,678; tcl: 5,944; python: 5,870; ada: 2,760; sh: 2,175; makefile: 615; pascal: 230; csh: 224; perl: 11
file content (12 lines) | stat: -rw-r--r-- 360 bytes parent folder | download | duplicates (10) 
1
2
3
4
5
6
7
8
9
10
11
12
 
/opt/Xilinx/12.1/ISE_DS/ISE/verilog/src/glbl.v
-y .
-y ../coregen/
-y ../fifo
-y ../models
-y /home/ianb/usrp-fpga/usrp2/sdr_lib
-y /home/ianb/usrp-fpga/usrp2/control_lib
-y /home/ianb/usrp-fpga/usrp2/models
-y /opt/Xilinx/12.1/ISE_DS/ISE/verilog/src/unisims
-y /opt/Xilinx/12.1/ISE_DS/ISE/verilog/src
-y /opt/Xilinx/12.1/ISE_DS/ISE/verilog/src/XilinxCoreLib