File: cversim

package info (click to toggle)
uhd 3.7.3-1
  • links: PTS
  • area: main
  • in suites: jessie, jessie-kfreebsd
  • size: 456,376 kB
  • ctags: 89,637
  • sloc: ansic: 51,090; cpp: 42,755; xml: 19,627; vhdl: 12,678; tcl: 5,944; python: 5,870; ada: 2,760; sh: 2,175; makefile: 615; pascal: 230; csh: 224; perl: 11
file content (22 lines) | stat: -rwxr-xr-x 623 bytes parent folder | download | duplicates (10) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
 
#!/bin/sh
# $Id: cversim,v 1.5 2007/12/11 00:44:30 sybreon Exp $
# $Log: cversim,v $
# Revision 1.5  2007/12/11 00:44:30  sybreon
# Modified for AEMB2
#
# Revision 1.4  2007/11/30 17:08:30  sybreon
# Moved simulation kernel into code.
#
# Revision 1.3  2007/11/05 10:59:31  sybreon
# Added random seed for simulation.
#
# Revision 1.2  2007/04/12 20:21:33  sybreon
# Moved testbench into /sim/verilog.
# Simulation cleanups.
#
# Revision 1.1  2007/03/09 17:41:55  sybreon
# initial import
#
RANDOM=$(date +%s)
echo "parameter randseed = $RANDOM;" > random.v
cver -q -w +define+AEMBX_SIMULATION_KERNEL $@ ../rtl/verilog/*.v