File: usrp1_build_instructions.md

package info (click to toggle)
uhd 3.9.5-1~bpo8%2B1
  • links: PTS, VCS
  • area: main
  • in suites: jessie-backports
  • size: 106,500 kB
  • sloc: cpp: 65,914; ansic: 59,349; python: 13,242; vhdl: 7,651; tcl: 2,668; sh: 1,634; makefile: 1,031; xml: 557; pascal: 230; csh: 94; asm: 20; perl: 11
file content (7 lines) | stat: -rw-r--r-- 306 bytes parent folder | download | duplicates (7) 
1
2
3
4
5
6
7
 
# Generation 1 USRP Build Documentation

The USRP FPGA build system requires only the Altera FPGA tools

- Download [Altera Quartus](https://www.altera.com/download/sw/dnl-sw-index.jsp)
- The top-level project is located in `usrp1/toplevel/usrp_std/`
- Use the Quartus GUI environment to build the project