1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
|
# General Purpose Libraries
## Execution and Reporting (sim\_exec\_report.vh)
Macros to do boilerplate testbench initialization and utilities to define test cases
#### TEST\_BENCH\_INIT
// Initializes state for a test bench.
// This macro *must be* called within the testbench module but
// outside the primary initial block
// Its sets up boilerplate code for:
// - Logging to console
// - Test execution tracking
// - Gathering test results
// - Bounding execution time based on the SIM_RUNTIME_US vdef
//
// Usage: `TEST_BENCH_INIT(test_name,min_tc_run_count,ns_per_tick)
// where
// - tb_name: Name of the testbench. (Only used during reporting)
// - min_tc_run_count: Number of test cases in testbench. (Used to detect stalls and inf-loops)
// - ns_per_tick: The time_unit_base from the timescale declaration
//
#### TEST\_CASE\_START
// Indicates the start of a test case
// This macro *must be* called inside the primary initial block
//
// Usage: `TEST_CASE_START(test_name)
// where
// - test_name: The name of the test.
//
#### TEST\_CASE\_DONE
// Indicates the end of a test case
// This macro *must be* called inside the primary initial block
// The pass/fail status of test case is determined based on the
// the user specified outcome and the number of fatal or error
// ASSERTs triggered in the test case.
//
// Usage: `TEST_CASE_DONE(test_result)
// where
// - test_result: User specified outcome
//
#### ASSERT\_FATAL
// Wrapper around a an assert.
// ASSERT_FATAL throws an error assertion and halts the simulator
// if cond is not satisfied
//
// Usage: `ASSERT_FATAL(cond,msg)
// where
// - cond: Condition for the assert
// - msg: Message for the assert
//
#### ASSERT\_ERROR
// Wrapper around a an assert.
// ASSERT_ERROR throws an error assertion and fails the test case
// if cond is not satisfied. The simulator will *not* halt
//
// Usage: `ASSERT_ERROR(cond,msg)
// where
// - cond: Condition for the assert
// - msg: Message for the assert
//
#### ASSERT\_WARNING
// Wrapper around a an assert.
// ASSERT_WARNING throws an warning assertion but does not fail the
// test case if cond is not satisfied. The simulator will *not* halt
//
// Usage: `ASSERT_WARNING(cond,msg)
// where
// - cond: Condition for the assert
// - msg: Message for the assert
//
## Clocks and Resets (sim\_clks\_rsts.vh)
Shortcut macros to create typical clock and reset signals.
#### DEFINE\_CLK
// Generates a persistent clock that starts at t=0 and runs forever
//
// Usage: `DEFINE_CLK(clk_name,period,duty_cycle)
// where
// - clk_name: The clock net to be generated
// - period: Period of the clock in simulator ticks
// - duty_cycle: Percentage duty cycle
//
#### DEFINE\_LATE\_START\_CLK
// Generates a clock that starts at the specified time and runs forever
//
// Usage: `DEFINE_LATE_START_CLK(clk_name,period,duty_cycle,start_time,start_time_res)
// where
// - clk_name: The clock net to be generated
// - period: Period of the clock in simulator ticks
// - duty_cycle: Percentage duty cycle
// - start_time: Start time for clock in simulator ticks
// - start_time_res: Start time resolution (must be > timescale increment and < start_time)
//
#### DEFINE_RESET
// Generates an active high reset
//
// Usage: `DEFINE_RESET(reset_name,reset_time,reset_duration)
// where
// - reset_name: The reset net to be generated
// - reset_time: Time at which reset will be asserted (i.e. rst=1)
// - reset_duration: Duration of reset assertion
//
#### DEFINE_RESET_N
// Generates an active low reset
//
// Usage: `DEFINE_RESET_N(reset_name,reset_time,reset_duration)
// where
// - reset_name: The reset net to be generated
// - reset_time: Time at which reset will be asserted (i.e. rst=0)
// - reset_duration: Duration of reset assertion
//
## File I/O (sim\_file\_io.sv)
### interface data\_file\_t
Defines a ``data_file_t`` interface with the following functions:
#### ctor
// Create a handle to a data_file with
// - FILENAME: Name of the file
// - FORMAT: Data format (HEX, DEC, OCT, BIN, FLOAT)
// - DWIDTH: Width of each element stored in the file (one line per word)
//
#### open
// Open the data file for reading or writing.
//
// Usage: open(mode)
// where
// - mode: RW mode (Choose from: READ, WRITE, APPEND)
//
#### close
// Close an open data file. No-op if file isn't already open
//
// Usage: close()
//
#### is_eof
// Is end-of-file reached.
//
// Usage: is_eof() Returns eof
// where
// - eof: A boolean
//
#### readline
// Read a line from the datafile
//
// Usage: readline() Returns data
// where
// - data: A logic array of width DWIDTH containing the read word
//
#### writeline
// Write a line to the datafile
//
// Usage: writeline(data)
// where
// - data: A logic array of width DWIDTH to write to the file
//
|
