File: bustri.v

package info (click to toggle)
uhd 3.9.5-2
  • links: PTS, VCS
  • area: main
  • in suites: stretch
  • size: 107,272 kB
  • ctags: 57,231
  • sloc: cpp: 66,160; ansic: 59,349; python: 13,245; vhdl: 7,651; tcl: 2,668; sh: 1,634; makefile: 1,031; xml: 557; pascal: 230; csh: 94; asm: 20; perl: 11
file content (17 lines) | stat: -rw-r--r-- 300 bytes parent folder | download | duplicates (11) 
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
 

// Model for tristate bus on altera
// FIXME do we really need to use a megacell for this?

module bustri (data,
	       enabledt,
	       tridata);
   
   input [15:0]  data;
   input 	 enabledt;
   inout [15:0]  tridata;
   
   assign 	 tridata = enabledt ? data :16'bz;
   
endmodule // bustri